Editing Template:Syscon pinout BGA 200 pads
Jump to navigation
Jump to search
The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.
Latest revision | Your text | ||
Line 6: | Line 6: | ||
<div style="overflow:auto; <includeonly>height:800px;</includeonly>"> | <div style="overflow:auto; <includeonly>height:800px;</includeonly>"> | ||
{|class="wikitable sortable" style="width:100%; line-height: | {|class="wikitable sortable" style="width:100%; line-height:120%; font-size:90%" | ||
|+ {{captionlinks|Syscon pinout BGA 200 pads}} | |+ {{captionlinks|Syscon pinout BGA 200 pads}} | ||
|- | |- | ||
! Pad | ! Pad# !! Name !! Port !! Description | ||
|- | |- | ||
| | | T2 || BE_INT || rowspan="9" | Port M <br />Cell Control Line || Connected to CELL 90nm pad AW19 | ||
|- | |- | ||
| | | R1 || PM7 || | ||
|- | |- | ||
| | | R2 || PM6 || | ||
|- | |- | ||
| | | P1 || BE_POWGOOD || Connected to CELL 90nm pad AV20 | ||
|- | |- | ||
| | | P2 || BE_RESET || Connected to CELL 90nm pad AW20 | ||
|- | |- | ||
| | | N1 || BE_SPI_CLK || Connected to CELL 90nm pad AY13 (SPI Bus) | ||
|- | |- | ||
| | | N2 || BE_SPI_DO || Connected to CELL 90nm pad AV13 (SPI Bus) | ||
|- | |- | ||
| | | M1 || BE_SPI_DI || Connected to CELL 90nm pad AR13 (SPI Bus) | ||
|- | |- | ||
| | | M2 || BE_SPI_CS || Connected to CELL 90nm pad AP13 (SPI Bus) | ||
|- | |- | ||
| | | L4 || PL8 || rowspan="9" | Port L<!--the name "Port N" used here is an official typo--> || rowspan="9" | unused | ||
|- | |- | ||
| | | L5 || PL7 | ||
|- | |- | ||
| | | K4 || PL6 | ||
|- | |- | ||
| | | K5 || PL5 | ||
|- | |- | ||
| | | J4 || PL4 | ||
|- | |- | ||
| | | J5 || PL3 | ||
|- | |- | ||
| | | H4 || PL2 | ||
|- | |- | ||
| | | H5 || PL1 | ||
|- | |- | ||
| | | H6 || PL0 | ||
|- | |- | ||
| | | A8 || SB_SPI_CLK || rowspan="8" | Port K || rowspan="4" | Southbridge SPI Bus | ||
|- | |- | ||
| | | B8 || SB_SPI_DO | ||
|- | |- | ||
| | | A9 || SB_SPI_DI | ||
|- | |- | ||
| | | B9 || SB_SPI_CS | ||
|- | |- | ||
| | | A10 || DVE_I2C_SCL || Connected to Digital Video Encoder [[CXM4024R]] pin 35 | ||
|- | |- | ||
| | | B10 || DVE_I2C_SDA || Connected to Digital Video Encoder [[CXM4024R]] pin 36 | ||
|- | |- | ||
| | | A11 || ACDC_STBY || Connected to [[Power Supply]] (small connector). This signal enables +12V_MAIN power rail (big prongs) | ||
|- | |- | ||
| | | B11 || PK0 || | ||
|- | |- | ||
| | | B5 || PJ7 || rowspan="8" | Port J || | ||
|- | |- | ||
| | | A5 || DISC_OUT12_SW || Connected to BluRay Drive connector (CN3221) pin 58 | ||
|- | |- | ||
| | | B2 || DISC_OUT8_SW || Connected to BluRay Drive connector (CN3221) pin 57 | ||
|- | |- | ||
| | | A2 || DISC_IN || Connected to BluRay Drive connector (CN3221) pin 52 | ||
|- | |- | ||
| | | B3 || PJ3 || Not connected in retail PS3 models (testpad CL4089) | ||
|- | |- | ||
| | | A3 || SW_0 || Connected to [[Regulators#Fujitsu_MB39A116PFT_.282_channel_DC.2FDC_converter.29 | Fujitsu MB39A116PFT]] (IC6003) pin 9 (switches +5V_MISC)<br>Connected to [[Regulators#Fujitsu_MB39A116PFT_.282_channel_DC.2FDC_converter.29 | Fujitsu MB39A116PFT]] (IC6003) pin 10 (switches +3.3V_MISC)<br>Connected to [[Components#Texas_Instruments_SN105233DBTR|Texas Instruments SN105233DBTR]] (IC6301) pin 10 (switches +1.7_MISC) | ||
|- | |- | ||
| | | B4 || SW_8_B || Connected to [[Regulators#Mitsumi_MM1561JFBE_.28Low-Saturation_500mA_Regulators.29|Mitsumi MM1561JFBE]] (IC2408) pin 5 (switches +1.8V_ANA)<br>Connected to [[Regulators#Mitsumi_MM1593DFBEG_.28Low-Saturation_300mA_Regulators.29|Mitsumi MM1593DFBEG]] (IC2407) pin 5 (switches +3.3V_ANA)<br>Connected to transistor DTC144EUA-T106 (Q2401) base pin (switches +5V_ANA ?)<br>Connected to [[Regulators#OnSemi_NCP511SN15T1G_.281.5_V_150_mA_CMOS_Low_Iq_Low_Dropout_Voltage_Regulator_-_TSOP-5.29|OnSemi NCP511SN15T1G]] (IC6019) pin 3 (switches +1.5V_AVCG_VDDIO)<br>Connected to [[Regulators#Rohm_BD3521FVM-TR_.28Single_channel_Regulator_Driver_IC.29|Rohm BD3521FVM-TR]] (IC6017) pin 3 (switches +1.5V_RSX_VDDIO) | ||
|- | |- | ||
| | | A4 || SW_8_C || Connected to [[Components#Texas_Instruments_SN105233DBTR|Texas Instruments SN105233DBTR]] (IC6301) pin 9 (switches +1.8V_RSX_FBVDDQ)<br>Connected to [[Regulators#OnSemi_NCP511SN18T1_.281.8V_150_mA_CMOS_Low_Iq_Low-Dropout_Voltage_Regulator.29 | OnSemi NCP511SN18T1]] (IC6008) pin 3 (switches +1.8V_RSX_PLL_VDD) | ||
|- | |- | ||
| | | L16 || SW_PCI || rowspan="6" | Port I || Connected to [[Regulators#Mitsumi_MM1591FFBEG_.28Low-Saturation_300mA_Regulators.29 | Mitsumi MM1591FFBEG]] (IC6021) pin 5 (switches +1.5V_BRIDGE) for the PS2 bridge [[CXD9208GP]]<br>Connected to [[Regulators#Mitsumi_MM1593DFBEG_.28Low-Saturation_300mA_Regulators.29 | Mitsumi MM1593DFBEG]] (IC6022) pin 5 (switches +3.3V_BRIDGE) for the PS2 bridge [[CXD9208GP]]<br>Connected to PCI service connector pin 80 | ||
|- | |- | ||
| | | L15 || DISC_CHUCK || Connected to BluRay Drive connector (CN3221) pin 54 | ||
|- | |- | ||
| | | M16 || DISC_PHOT_LED || Connected to BluRay Drive connector (CN3221) pin 53 | ||
|- | |- | ||
| | | M15 || SW_2 || Connected to [[Regulators#Texas_Instruments_TPS51117PWRG4_.281.8V_to_28V_Input_Sync._Step_Down_Controller_10A_0.75_V_to_5.5_V.29|Texas Instruments TPS51117PWRG4]] (IC6302) pin 1 (switches +1.8V_VDD_MEM) | ||
|- | |- | ||
| | | N16 || DIAG_MODE || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 13 | ||
|- | |- | ||
| | | N15 || BACKUP_MODE || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 14 | ||
|- | |- | ||
| | | E6 || HDMI_INT || rowspan="8" | Port H || | ||
|- | |- | ||
| | | D6 || VD_CECI0 || | ||
|- | |- | ||
| | | E7 || MECHA_IN || Not connected in retail PS3 models (testpad CL4102) | ||
|- | |- | ||
| | | D7 || RSX_POW_FAIL<!--RS_POW_FAIL is an official typo, the name appears several times but only one of them have the typo--> || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 7 | ||
|- | |- | ||
| | | E8 || MUL_CHKSTP_IN || SB_CHKSTP_OUT | ||
|- | |- | ||
| | | D8 || MUL_TRG_IN || Connected to missing components (IC4003, IC4004, IC4005) pin 3 and 6 (related with BE_TRG_IN/OUT, RSX_TRG_IN/OUT, SB_TRG_IN/OUT) | ||
|- | |- | ||
| | | E9 || SYS_THR_ALRT || Connected to CELL 90nm pad AP23 | ||
|- | |- | ||
| | | D9 || SB_INT || | ||
|- | |- | ||
| | | M11 || SW_ATA || rowspan="8" | Port G || Connected to UMH2NTN dual transistor (Q6009) pin 2 (switches +12V_BD)<br>Connected to UMH2NTN dual transistor (Q6009) pin 5 (switches +5V_BD)<br>Connected to UMH2NTN dual transistor (Q6006) pin 2 (switches +5V_HDD) | ||
|- | |- | ||
| | | N11 || SW_4_A || Connected to wifi board connector (CN3701) pin 9 (named 11G_PWR_EN). This is a syscon output<br>Connected to base pin of transistor UMH2NTN (Q3501) who switches IC3502 pin 5, and IC3501 pin 3 (+1.2V_ESW, +1.9V_ESW, +3.3V_ESW for Ethernet Controller) | ||
|- | |- | ||
| | | M10 || XDR_FET_VREF || | ||
|- | |- | ||
| | | N10 || XDR_FET_SCK || | ||
|- | |- | ||
| | | M9 || BUZZER || | ||
|- | |- | ||
| | | N9 || SW_PWM || Connected to [[Switch_boards|Switch board]] [[CSW-001]] connector pin 2 | ||
|- | |- | ||
| | | M8 || FANPWM1 || Secondary fan output (non-retail PS3 models only) | ||
|- | |- | ||
| | | N8 || FANPWM0 || Primary fan output (all PS3 models) | ||
|- | |- | ||
| | | E10 || MUL_CHKSTP_OUT || rowspan="8" | Port F || | ||
|- | |- | ||
| | | D10 || MUL_TRG_OUT || Connected to missing components (IC4006) pin 2 (related with BE_TRG_IN/OUT, RSX_TRG_IN/OUT, SB_TRG_IN/OUT) | ||
|- | |- | ||
| | | E11 || SB_CGRESET || | ||
|- | |- | ||
| | | D11 || SB_RESET || Connected to [[88SA8040-TBC1]] SATA2PATA BluRay controller pin 17<br>Connected to GL852 (IC3305) USB HUB pin 38<br>Connected to Multi-card-board connector CN3219 pin 7 | ||
|- | |- | ||
| | | E12 || BT_WAKEON || Connected to wifi board connector (CN3701) pin 30 (named BT_WAKE). This is a syscon input | ||
|- | |- | ||
| | | D12 || PF2<br>BE_VCS_1.25_ON || [[COK-001]]/[[COK-002]] PF2 (Not connected)<br>[[SEM-001]] BE_VCS_1.25_ON | ||
|- | |- | ||
| | | E13 || PF1<br>BE_VCS_1.30_ON || [[COK-001]]/[[COK-002]] PF1 (Not connected)<br>[[SEM-001]] BE_VCS_1.30_ON | ||
|- | |- | ||
| | | D13 || SW_1_A || Connected to [[Regulators#Mitsumi_MM1593DFBEG_.28Low-Saturation_300mA_Regulators.29|Mitsumi MM1593DFBEG]] (IC6020) pin 5 (switches +3.3V_MK_VDD) for Clock Synthesizer | ||
|- | |- | ||
| | | A12 || EJECT_SW || rowspan="8" | Port E || Connected to [[Switch_boards|Switch board]] [[CSW-001]] connector pin 5 | ||
|- | |- | ||
| | | B12 || POW_SW || Connected to [[Switch_boards|Switch board]] [[CSW-001]] connector pin 4 | ||
|- | |- | ||
| | | A13 || SB_EBUS_RESET || | ||
|- | |- | ||
| | | B13 || SB_EBUS_BRDY || | ||
|- | |- | ||
| | | A14 || PE3 || | ||
|- | |- | ||
| | | B14 || VD_CECI1 || | ||
|- | |- | ||
| | | A15 || BE_POW_FAIL || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 7 | ||
|- | |- | ||
| | | B15 || POW_FAIL || | ||
|- | |- | ||
| | | F13 || SW_5_B || rowspan="8" | Port D || Connected to [[Regulators#Rohm_BD3520FVM-TR_.28Single_channel_Regulator_Driver_IC.29|Rohm BD3520FVM-TR]] (IC6200) pin 3 (switches +1.2V_RSX_VDDR) | ||
|- | |- | ||
| | | F12 || MK_EN || Connected to clock generator ICS1493G-18LFT (IC5001 pin #16 on [[COK-001]], [[COK-002]], [[SEM-001]]) | ||
|- | |- | ||
| | | G13 || BEVRM_VID5 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 30 | ||
|- | |- | ||
| | | G12 || BEVRM_VID4 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 3 | ||
|- | |- | ||
| | | H13 || BEVRM_VID3 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 2 | ||
|- | |- | ||
| | | H12 || BEVRM_VID2 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 1 | ||
|- | |- | ||
| | | J13 || BEVRM_VID1 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 32 | ||
|- | |- | ||
| | | J12 || BEVRM_VID0 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 31 | ||
|- | |- | ||
| | | K13 || PC7 || rowspan="8" | Port C || Not connected in retail PS3 models (testpad CL4085) | ||
|- | |- | ||
| | | K12 || I2CBUS_EN || Connected to [[Components#Toshiba_TC7WB66FK.28TE85R.29_.28low_on-resistance.2C_high-speed_CMOS2-bit_bus_switch.29|Toshiba TC7WB66FK]] pins 3 and 7 (IC5005 on [[SEM-001]]) through 1K resistor (in COK-001 the resistor is missing, a.k.a. this syscon line is N/C). This chip "duplicates" the MK_I2C_SCL/MK_I2C_SDA bus into a secondary XCG_I2C_SCL/XCG_I2C_SDA bus for the clock reference chip/s | ||
|- | |- | ||
| | | L13 || RSXVRM_VID5 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 30 | ||
|- | |- | ||
| | | L12 || RSXVRM_VID4 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 3 | ||
|- | |- | ||
| | | M13 || RSXVRM_VID3 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 2 | ||
|- | |- | ||
| | | M12 || RSXVRM_VID2 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 1 | ||
|- | |- | ||
| | | N13 || RSXVRM_VID1 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 32 | ||
|- | |- | ||
| | | N12 || RSXVRM_VID0 || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 31 | ||
|- | |- | ||
| | | T15 || SW_8_A || rowspan="8" | Port B || Connected to [[Regulators#Rohm_BD3504FVM-TR_.28Single_channel_Regulator_Driver_IC.29 | Rohm BD3504FVM-TR]] (IC6304) pin 3 (switches +1.5V_YC_RC_VDDA)<br>Connected to [[Regulators#Texas_Instruments_TPS73101DBVRG4_.28Single_Output_LDO.2C_150mA.2C_Adj._1.2-5.5V_SOT23-5.29 | Texas Instruments TPS73101DBVRG4]] (IC6007) pin 3 (switches +1.6V_BE_VDDA) | ||
|- | |- | ||
| | | R14 || SW_7_A || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 29<br>Connected to [[Components#Toshiba_TC7SG08FU_.282_Input_AND_Gate.29|Toshiba TC7SG08FU]] (IC6107) pin 1<br>Switches +1.0V_BE_VDDC<br>Cell BE core voltage supply (VDD) then VCS (the core array voltage). Note, the VID values stored on the CELL itself are not available to be read yet. So the default VID of the VRM is used until then. | ||
|- | |- | ||
| | | T14 || SW_6 || Connected to [[Regulators#Rohm_BD3520FVM-TR_.28Single_channel_Regulator_Driver_IC.29|Rohm BD3520FVM-TR]] (IC6303) pin 3 (switches +1.2V_YC_RC_VDDIO)<br>Connected to [[Regulators#Mitsumi_MM3141CNRE_.28150mA_Regulator_Monolithic.29 | Mitsumi MM3141CNRE]] (IC6012) pin 3 (switches +1.2V_MC2_VDDIO)<br>I/O voltage supplies, VDD_IO for [[CELL]], [[RSX]] and [[South Bridge]] | ||
|- | |- | ||
| | | R13 || SW_1_B || Connected to [[Regulators#Mitsumi_MM1562ZFBE_.28Low-Saturation_500mA_Regulators.29 | Mitsumi MM1562ZFBE]] (IC6013) pin 5 (switches +2.5V_LREG_XCG_500_MEM)<br>Connected to [[Components#Toshiba_TC7WB66FK.28TE85R.29_.28low_on-resistance.2C_high-speed_CMOS2-bit_bus_switch.29|Toshiba TC7WB66FK]] (IC5005) pins 3 and 7, and to (IC5006) pin 4, through 1K resistor. The TC7WB66FK chip "duplicates" the MK_I2C_SCL/MK_I2C_SDA bus into a secondary XCG_I2C_SCL/XCG_I2C_SDA bus for the clock reference chip/s<br>Analog Voltage for the core PLL of IC5004, Clock Generator used to support the Rambus XDR memory subsystem and Redwood logic interface. | ||
|- | |- | ||
| | | T13 || SW_4_B || Connected to 88E6108 ethernet controller (IC3503) pin 94 (signal named P3_ENABLE_PD)<br>Connected to (Q6003) transistor (switches +3.3V_SB_VDDIO)<br>Connected to [[Regulators#OnSemi_NCP511SN25T1G_.282.5V_150_mA_CMOS_Low_Iq_Low-Dropout_Voltage_Regulator.29 | OnSemi NCP511SN25T1G]] (IC6011) pin 3 (switches +2.5V_SB_PLL_VDDC)<br>Connected to [[Regulators#Mitsumi_MM1591JFBEG_.28Low-Saturation_300mA_Regulators.29 | Mitsumi MM1591JFBEG]] (IC6014) pin 5 (switches +1.8V_SB_PERI)<br>Connected to UMH2NTN dual transistor (Q6006) pin 5 (switches +5V_USB) | ||
|- | |- | ||
| | | R12 || SW_3 || Connected to [[Regulators#Rohm_BD3520FVM-TR_.28Single_channel_Regulator_Driver_IC.29|Rohm BD3520FVM-TR]] (IC6305) pin 3 (switches +1.2V_SB_VDDC and +1.2V_SB_VDDR) | ||
|- | |- | ||
| | | T12 || VD_CECO1 || | ||
|- | |- | ||
| | | R11 || VD_CECO0 || | ||
|- | |- | ||
| | | N7 || STBY_LED || rowspan="8" | Port A || Connected to [[Switch_boards|Switch board]] [[CSW-001]] connector pin 7 | ||
|- | |- | ||
| | | M7 || POW_LED || Connected to [[Switch_boards|Switch board]] [[CSW-001]] connector pin 6 | ||
|- | |- | ||
| | | N6 || AUDIO_MUTE || Uses a transistor, to switch another 2 transistors, that switches pins AOUTA#18 and AOUTB#15 of [[Components#Cirrus_CX4351-CZZR|Cirrus CX4351-CZZR]] 192 kHz Stereo DAC (pins 9 and 11 of the [[MultiAV]] [[Connectors#AV_Multi_Out_pinout_-_CN2401_12P|connector]]) | ||
|- | |- | ||
| | | M6 || PA4 || Not connected in retail PS3 models (testpad CL4087) | ||
|- | |- | ||
| | | N5 || BT_RESET || Connected to wifi board connector (CN3701) pin 10 (named SYSCON_RST). This is a syscon output | ||
|- | |- | ||
| | | M5 || WLAN_RESET || Connected to wifi board connector (CN3701) pin 29 (named 11G_RESET). This is a syscon output | ||
|- | |- | ||
| | | N4 || SW_5_A || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 29<br>Connected to [[Components#Toshiba_TC7SG08FU_.282_Input_AND_Gate.29|Toshiba TC7SG08FU]] (IC6204) pin 1<br>Switches +1.2V_RSX_VDDC | ||
|- | |- | ||
| | | M4 || PA0 || Not connected in retail PS3 models (testpad CL4092) | ||
|- | |- | ||
| | | J16 || RBB || rowspan="12" | EEPROM Interface || | ||
|- | |- | ||
| | | K16 || PI7 || | ||
|- | |- | ||
| | | J15 || WCB || | ||
|- | |- | ||
| | | K15 || PI6 || | ||
|- | |- | ||
| | | E16 || SKB || | ||
|- | |- | ||
| | | E15 || PP3 || | ||
|- | |- | ||
| | | G16 || DI || | ||
|- | |- | ||
| | | G15 || PP2 || | ||
|- | |- | ||
| | | H16 || DO || | ||
|- | |- | ||
| | | H15 || PP1 || | ||
|- | |- | ||
| | | F16 || CSB || | ||
|- | |- | ||
| | | F15 || PP0 || | ||
|- | |- | ||
| | | H11 || TESTMODE || rowspan="9" | Reset & Clock || | ||
|- | |- | ||
| | | B16 || OSCOUT || Connected to crystal 32.768Khz | ||
|- | |- | ||
| | | C16 || OSCIN || Connected to crystal 32.768Khz | ||
|- | |- | ||
| | | D16 || 32KOUT || Connected to resistor 1K to +3.3V_EVER | ||
|- | |- | ||
| | | D15 || 32KIN || Connected to resistor 22ohm to pad D16 | ||
|- | |- | ||
| | | T5 || EXTAL || Connected to crystal 16.9344Mhz | ||
|- | |- | ||
| | | T4 || XTAL || Connected to crystal 16.9344Mhz | ||
|- | |- | ||
| | | T7 || XXTALO || Not connected (testpad CL4040) | ||
|- | |- | ||
| | | J11 || RST || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 8 | ||
|- | |- | ||
| | | R4 || AVSUO || rowspan="35" | Power Port || Ground | ||
|- | |- | ||
| | | R5 || AVDUO || +3.3V_EVER | ||
|- | |- | ||
| | | G6 || AVSS || Ground | ||
|- | |- | ||
| | | C2 || AVREF2 || Ground | ||
|- | |- | ||
| | | B1 || AVREF1 || +3.3V_EVER | ||
|- | |- | ||
| | | F7 || AVDD || +3.3V_EVER | ||
|- | |- | ||
| | | K11 || VSSF || Ground | ||
|- | |- | ||
| | | K6 || VSSF || Ground | ||
|- | |- | ||
| | | L6 || VDDF || +3.3V_EVER | ||
|- | |- | ||
| | | G7 || rowspan="8" | VSS || rowspan="8" | Ground | ||
|- | |- | ||
| | | G8 | ||
|- | |- | ||
| | | G10 | ||
|- | |- | ||
| | | T6 | ||
|- | |- | ||
| | | R6 | ||
|- | |- | ||
| | | T3 | ||
|- | |- | ||
| | | L1 | ||
|- | |- | ||
| | | E1 | ||
|- | |- | ||
| | | C15 || VSSep || EEPROM Ground | ||
|- | |- | ||
| | | G11 || VDDep || EEPROM Power (+3.3V_EVER) | ||
|- | |- | ||
| | | F11 || VDDbat || +battery | ||
|- | |- | ||
| | | H7 || rowspan="7" | DVDD || rowspan="7" | +1.8V_EVER | ||
|- | |- | ||
| | | J10 | ||
|- | |- | ||
| | | K10 | ||
|- | |- | ||
| | | L10 | ||
|- | |- | ||
| | | L11 | ||
|- | |- | ||
| | | R7 | ||
|- | |- | ||
| | | J7 | ||
|- | |- | ||
| | | F8 || rowspan="5" | VDD3 || rowspan="5" | +3.3V_EVER | ||
|- | |- | ||
| | | F10 | ||
|- | |- | ||
| | | H10 | ||
|- | |- | ||
| | | J6 | ||
|- | |- | ||
| | | F6 | ||
|- | |- | ||
| | | D2 || VDD2 || +1.5V_RSX_VDDIO | ||
|- | |- | ||
| | | R3 || VDD1 || +1.2V_MC2_VDDIO | ||
|- | |- | ||
| | | L2 || VDD0 || +1.2V_MC2_VDDIO | ||
|- | |- | ||
| | | A16 || rowspan="6" colspan="3"| NC | ||
|- | |- | ||
| | | T16 | ||
|- | |- | ||
| | | T1 | ||
|- | |- | ||
| | | A1 | ||
|- | |- | ||
| | | G9 | ||
|- | |- | ||
| | | F9 | ||
|- | |- | ||
| | | L8 || JRTCK || rowspan="6" | JTAG Interface || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 4 | ||
|- | |- | ||
| | | K8 || JTCK || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 5 | ||
|- | |- | ||
| | | K9 || JTDO || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 6 | ||
|- | |- | ||
| | | L9 || JTMS || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 7 | ||
|- | |- | ||
| | | K7 || JTDI || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 3 | ||
|- | |- | ||
| | | L7 || JNTAST || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 2 ? | ||
|- | |- | ||
| | | A6 || PR3 || rowspan="4" | Port R || | ||
|- | |- | ||
| | | B6 || MC_P_OFF_REQ || Connected to BluRay Drive connector (CN3221) pin 48 | ||
|- | |- | ||
| | | A7 || MC_ALIVE || Connected to BluRay Drive connector (CN3221) pin 47 | ||
|- | |- | ||
| | | B7 || MC_RESERVED1 || Connected to BluRay Drive connector (CN3221) pin 49 | ||
|- | |- | ||
| | | R10 || RMC_IN || rowspan="7" | Port Q || Connected to [[Switch_boards|Switch board]] [[CSW-001]] connector pin 3<br> Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 17 | ||
|- | |- | ||
| | | T11 || PQ5 || | ||
|- | |- | ||
| | | T10 || PQ4 || | ||
|- | |- | ||
| | | T8 || THR_I2C_SCL || | ||
|- | |- | ||
| | | T9 || THR_I2C_SDA || | ||
|- | |- | ||
| | | R9 || PQ1 || | ||
|- | |- | ||
| | | R8 || RSX_FBVDD_SEL || Connected to [[Components#Texas_Instruments_SN105233DBTR|Texas Instruments SN105233DBTR]] (IC6301) through transistor/s | ||
|- | |- | ||
| | | P16 || UART0_TxD || rowspan="4" | Port P || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 11 (Serial Transmit) | ||
|- | |- | ||
| | | P15 || UART0_RxD || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 10 (Serial Receive) | ||
|- | |- | ||
| | | R16 || HDMI_I2C_SCL || | ||
|- | |- | ||
| | | R15 || HDMI_I2C_SDA || | ||
|- | |- | ||
| | | D1 || MK_I2C_SCL || rowspan="10" | Port O || Connected to clock generator ICS1493G-18LFT (IC5001 pin #46 on [[COK-001]]) | ||
|- | |- | ||
| | | C1 || MK_I2C_SDA || Connected to clock generator ICS1493G-18LFT (IC5001 pin #47 on [[COK-001]]) | ||
|- | |- | ||
| | | G4 || PO7 || | ||
|- | |- | ||
| | | F4 || HDMI_RST0 || | ||
|- | |- | ||
| | | G5 || PO5 || SW_AVCG (testpad CL4016)<br> Switch clock generator for audio chips ? | ||
|- | |- | ||
| | | F5 || DISC_IN_MECHA || Connected to BluRay Drive connector (CN3221) pin 55 | ||
|- | |- | ||
| | | E4 || EJECT_MECHA || Connected to BluRay Drive connector (CN3221) pin 56 | ||
|- | |- | ||
| | | D4 || XDR_FET_RST || | ||
|- | |- | ||
| | | E5 || GX_VSRST || | ||
|- | |- | ||
| | | D5 || XCG_EN || Connected to [[Timebases#ICS_ICS9218AGLFT_.28IC_CLOCK_GEN_RAMBUS_XDR_28-TSSOP.29|ICS9218AGLFT]] (IC5002) pin 11 (switches BE_Y0_RQ_CTM/N, BE_Y1_RQ_CTM/N)<br>Connected to [[Timebases#ICS_ICS9218AGLFT_.28IC_CLOCK_GEN_RAMBUS_XDR_28-TSSOP.29|ICS9218AGLFT]] (IC5003) pin 11 (switches BE_PLL_REFCLK_P/N)<br>Connected to [[Timebases#ICS_ICS9214DGLFT_.28IC_CLOCK_GEN_RAMBUS_XDR_28-TSSOP.29|ICS9214DGLFT]] (IC5004) pin 11 (switches BE_RC_REFCLK_P/N, RSX_RC_REFCLK_P/N, SB_RC_REFCLK_P/N) | ||
|- | |- | ||
| | | K2 || VD_VINT1 || rowspan="11" | Port N || | ||
|- | |- | ||
| | | K1 || VD_VINT0 || | ||
|- | |- | ||
| | | J2 || RSX_INT || | ||
|- | |- | ||
| | | J1 || RSX_FLDO || | ||
|- | |- | ||
| | | H2 || PN6 || | ||
|- | |- | ||
| | | H1 || PN5 || | ||
|- | |- | ||
| | | G2 || RSX_RESET || | ||
|- | |- | ||
| | | G1 || RSX_SPI_CLK || rowspan="4" | RSX SPI Bus | ||
|- | |- | ||
| | | F2 || RSX_SPI_DO | ||
|- | |- | ||
| | | F1 || RSX_SPI_DI | ||
|- | |- | ||
| | | E2 || RSX_SPI_CS | ||
|}</div><noinclude>[[Category:Templates]]</noinclude> | |}</div><noinclude>[[Category:Templates]]</noinclude> |