Editing Template:Syscon pinout BGA 200 pads
Jump to navigation
Jump to search
The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.
Latest revision | Your text | ||
Line 6: | Line 6: | ||
<div style="overflow:auto; <includeonly>height:800px;</includeonly>"> | <div style="overflow:auto; <includeonly>height:800px;</includeonly>"> | ||
{|class="wikitable sortable" style="width:100%; line-height: | {|class="wikitable sortable" style="width:100%; line-height:120%; font-size:90%" | ||
|+ {{captionlinks|Syscon pinout BGA 200 pads}} | |+ {{captionlinks|Syscon pinout BGA 200 pads}} | ||
|- | |- | ||
! Pad !! Port !! Name !! Type !! Description | ! Pad !! Port !! Name !! Type !! Description | ||
|- | |- | ||
| data-sort-value="A01" | A1 || | | data-sort-value="A01" | A1 || NC || NC || ? || Not connected | ||
|- | |- | ||
| data-sort-value="A02" | A2 || J || DISC_IN || ? || Connected to BluRay Drive connector (CN3221) pin 52 | | data-sort-value="A02" | A2 || J || DISC_IN || ? || Connected to BluRay Drive connector (CN3221) pin 52 | ||
Line 37: | Line 37: | ||
| data-sort-value="A13" | A13 || E || SB_EBUS_RESET || ? || SS2_RESET (StarShip2 related), not connected because a missing resistor (R4135) ? | | data-sort-value="A13" | A13 || E || SB_EBUS_RESET || ? || SS2_RESET (StarShip2 related), not connected because a missing resistor (R4135) ? | ||
|- | |- | ||
| data-sort-value="A14" | A14 || E || PE3 || | | data-sort-value="A14" | A14 || E || PE3 || ? || | ||
|- | |- | ||
| data-sort-value="A15" | A15 || E || BE_POW_FAIL || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 7 | | data-sort-value="A15" | A15 || E || BE_POW_FAIL || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 7 | ||
|- | |- | ||
| data-sort-value="A16" | A16 || | | data-sort-value="A16" | A16 || NC || NC || ? || Not connected | ||
|- | |- | ||
| data-sort-value="A99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | | data-sort-value="A99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | ||
|- | |- | ||
| data-sort-value="B01" | B1 | | | data-sort-value="B01" | B1 || <abbr title="Power port>PWR</abbr> || AVREF1 || ? || +3.3V_EVER | ||
|- | |- | ||
| data-sort-value="B02" | B2 || J || DISC_OUT8_SW || ? || Connected to BluRay Drive connector (CN3221) pin 57 | | data-sort-value="B02" | B2 || J || DISC_OUT8_SW || ? || Connected to BluRay Drive connector (CN3221) pin 57 | ||
|- | |- | ||
| data-sort-value="B03" | B3 || J || PJ3 || | | data-sort-value="B03" | B3 || J || PJ3 || ? || Not connected in retail PS3 models (testpad CL4089) | ||
|- | |- | ||
| data-sort-value="B04" | B4 || J || SW_8_B || ? || Connected to [[Regulators#Mitsumi_MM1561JFBE_.28Low-Saturation_500mA_Regulators.29|Mitsumi MM1561JFBE]] (IC2408) pin 5 (switches +1.8V_ANA)<br>Connected to [[Regulators#Mitsumi_MM1593DFBEG_.28Low-Saturation_300mA_Regulators.29|Mitsumi MM1593DFBEG]] (IC2407) pin 5 (switches +3.3V_ANA)<br>Connected to transistor DTC144EUA-T106 (Q2401) base pin (switches +5V_ANA ?)<br>Connected to [[Regulators#OnSemi_NCP511SN15T1G_.281.5_V_150_mA_CMOS_Low_Iq_Low_Dropout_Voltage_Regulator_-_TSOP-5.29|OnSemi NCP511SN15T1G]] (IC6019) pin 3 (switches +1.5V_AVCG_VDDIO)<br>Connected to [[Regulators#Rohm_BD3521FVM-TR_.28Single_channel_Regulator_Driver_IC.29|Rohm BD3521FVM-TR]] (IC6017) pin 3 (switches +1.5V_RSX_VDDIO) | | data-sort-value="B04" | B4 || J || SW_8_B || ? || Connected to [[Regulators#Mitsumi_MM1561JFBE_.28Low-Saturation_500mA_Regulators.29|Mitsumi MM1561JFBE]] (IC2408) pin 5 (switches +1.8V_ANA)<br>Connected to [[Regulators#Mitsumi_MM1593DFBEG_.28Low-Saturation_300mA_Regulators.29|Mitsumi MM1593DFBEG]] (IC2407) pin 5 (switches +3.3V_ANA)<br>Connected to transistor DTC144EUA-T106 (Q2401) base pin (switches +5V_ANA ?)<br>Connected to [[Regulators#OnSemi_NCP511SN15T1G_.281.5_V_150_mA_CMOS_Low_Iq_Low_Dropout_Voltage_Regulator_-_TSOP-5.29|OnSemi NCP511SN15T1G]] (IC6019) pin 3 (switches +1.5V_AVCG_VDDIO)<br>Connected to [[Regulators#Rohm_BD3521FVM-TR_.28Single_channel_Regulator_Driver_IC.29|Rohm BD3521FVM-TR]] (IC6017) pin 3 (switches +1.5V_RSX_VDDIO) | ||
Line 65: | Line 65: | ||
| data-sort-value="B10" | B10 || K || DVE_I2C_SDA || ? || Connected to Digital Video Encoder [[CXM4024R]] pin 36 | | data-sort-value="B10" | B10 || K || DVE_I2C_SDA || ? || Connected to Digital Video Encoder [[CXM4024R]] pin 36 | ||
|- | |- | ||
| data-sort-value="B11" | B11 || K || PK0 || | | data-sort-value="B11" | B11 || K || PK0 || ? || | ||
|- | |- | ||
| data-sort-value="B12" | B12 || E || POW_SW || ? || Connected to [[Switch_boards|Switch board]] [[CSW-001]] connector pin 4 | | data-sort-value="B12" | B12 || E || POW_SW || ? || Connected to [[Switch_boards|Switch board]] [[CSW-001]] connector pin 4 | ||
Line 71: | Line 71: | ||
| data-sort-value="B13" | B13 || E || SB_EBUS_BRDY || ? || SS2_BRDY (StarShip2 related) | | data-sort-value="B13" | B13 || E || SB_EBUS_BRDY || ? || SS2_BRDY (StarShip2 related) | ||
|- | |- | ||
| data-sort-value="B14" | B14 || E || VD_CECI1 || | | data-sort-value="B14" | B14 || E || VD_CECI1 || ? || | ||
|- | |- | ||
| data-sort-value="B15" | B15 || E || POW_FAIL || ? || Connected to [[Components#Mitsumi_PST3642UL_.28IC_for_CMOS_System_Reset.29|Mitsumi PST3642UL]] (IC6023) pin 4. Used to monitor the state of +12V_MAIN power rail | | data-sort-value="B15" | B15 || E || POW_FAIL || ? || Connected to [[Components#Mitsumi_PST3642UL_.28IC_for_CMOS_System_Reset.29|Mitsumi PST3642UL]] (IC6023) pin 4. Used to monitor the state of +12V_MAIN power rail | ||
|- | |- | ||
| data-sort-value="B16" | B16 | | | data-sort-value="B16" | B16 || <abbr title="Reset & Clock">RST</abbr> || OSCOUT || ? || Connected to crystal 32.768Khz | ||
|- | |- | ||
| data-sort-value="B99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | | data-sort-value="B99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | ||
Line 81: | Line 81: | ||
| data-sort-value="C01" | C1 || O || MK_I2C_SDA || ? || Connected to [[Timebases#ICS_ICS1493G-18LFT|ICS1493G-18LFT]] clock generator (IC5001) pin 47 | | data-sort-value="C01" | C1 || O || MK_I2C_SDA || ? || Connected to [[Timebases#ICS_ICS1493G-18LFT|ICS1493G-18LFT]] clock generator (IC5001) pin 47 | ||
|- | |- | ||
| data-sort-value="C02" | C2 | | | data-sort-value="C02" | C2 || <abbr title="Power port>PWR</abbr> || AVREF2 || ? || Ground | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="C15" | C15 || <abbr title="Power port>PWR</abbr> || VSSep || ? || EEPROM Ground | ||
|- | |- | ||
| data-sort-value="C16" | C16 || <abbr title="Reset & Clock">RST</abbr> || OSCIN || ? || Connected to crystal 32.768Khz | |||
| data-sort-value="C16" | C16 | | |||
|- | |- | ||
| data-sort-value="C99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | | data-sort-value="C99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | ||
Line 115: | Line 91: | ||
| data-sort-value="D01" | D1 || O || MK_I2C_SCL || ? || Connected to [[Timebases#ICS_ICS1493G-18LFT|ICS1493G-18LFT]] clock generator (IC5001) pin 46 | | data-sort-value="D01" | D1 || O || MK_I2C_SCL || ? || Connected to [[Timebases#ICS_ICS1493G-18LFT|ICS1493G-18LFT]] clock generator (IC5001) pin 46 | ||
|- | |- | ||
| data-sort-value="D02" | D2 | | | data-sort-value="D02" | D2 || <abbr title="Power port>PWR</abbr> || VDD2 || ? || +1.5V_RSX_VDDIO | ||
|- | |- | ||
| data-sort-value="D04" | D4 || O || XDR_FET_RST || | | data-sort-value="D04" | D4 || O || XDR_FET_RST || ? || XDR_RQ_RST | ||
|- | |- | ||
| data-sort-value="D05" | D5 || O || XCG_EN || ? || Connected to [[Timebases#ICS_ICS9218AGLFT_.28IC_CLOCK_GEN_RAMBUS_XDR_28-TSSOP.29|ICS9218AGLFT]] (IC5002) pin 11 (switches BE_Y0_RQ_CTM/N, BE_Y1_RQ_CTM/N)<br>Connected to [[Timebases#ICS_ICS9218AGLFT_.28IC_CLOCK_GEN_RAMBUS_XDR_28-TSSOP.29|ICS9218AGLFT]] (IC5003) pin 11 (switches BE_PLL_REFCLK_P/N)<br>Connected to [[Timebases#ICS_ICS9214DGLFT_.28IC_CLOCK_GEN_RAMBUS_XDR_28-TSSOP.29|ICS9214DGLFT]] (IC5004) pin 11 (switches BE_RC_REFCLK_P/N, RSX_RC_REFCLK_P/N, SB_RC_REFCLK_P/N) | | data-sort-value="D05" | D5 || O || XCG_EN || ? || Connected to [[Timebases#ICS_ICS9218AGLFT_.28IC_CLOCK_GEN_RAMBUS_XDR_28-TSSOP.29|ICS9218AGLFT]] (IC5002) pin 11 (switches BE_Y0_RQ_CTM/N, BE_Y1_RQ_CTM/N)<br>Connected to [[Timebases#ICS_ICS9218AGLFT_.28IC_CLOCK_GEN_RAMBUS_XDR_28-TSSOP.29|ICS9218AGLFT]] (IC5003) pin 11 (switches BE_PLL_REFCLK_P/N)<br>Connected to [[Timebases#ICS_ICS9214DGLFT_.28IC_CLOCK_GEN_RAMBUS_XDR_28-TSSOP.29|ICS9214DGLFT]] (IC5004) pin 11 (switches BE_RC_REFCLK_P/N, RSX_RC_REFCLK_P/N, SB_RC_REFCLK_P/N) | ||
|- | |- | ||
| data-sort-value="D06" | D6 || H || VD_CECI0 || | | data-sort-value="D06" | D6 || H || VD_CECI0 || ? || | ||
|- | |- | ||
| data-sort-value="D07" | D7 || H || RSX_POW_FAIL<!--RS_POW_FAIL is an official typo, the name appears several times but only one of them have the typo--> || | | data-sort-value="D07" | D7 || H || RSX_POW_FAIL<!--RS_POW_FAIL is an official typo, the name appears several times but only one of them have the typo--> || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 7 | ||
|- | |- | ||
| data-sort-value="D08" | D8 || H || MUL_TRG_IN || ? || Connected to missing components (IC4003, IC4004, IC4005) pin 3 and 6 (related with BE_TRG_IN/OUT, RSX_TRG_IN/OUT, SB_TRG_IN/OUT) | | data-sort-value="D08" | D8 || H || MUL_TRG_IN || ? || Connected to missing components (IC4003, IC4004, IC4005) pin 3 and 6 (related with BE_TRG_IN/OUT, RSX_TRG_IN/OUT, SB_TRG_IN/OUT) | ||
Line 139: | Line 113: | ||
| data-sort-value="D13" | D13 || F || SW_1_A || ? || Connected to [[Regulators#Mitsumi_MM1593DFBEG_.28Low-Saturation_300mA_Regulators.29|Mitsumi MM1593DFBEG]] (IC6020) pin 5 (switches +3.3V_MK_VDD) for Clock Synthesizer | | data-sort-value="D13" | D13 || F || SW_1_A || ? || Connected to [[Regulators#Mitsumi_MM1593DFBEG_.28Low-Saturation_300mA_Regulators.29|Mitsumi MM1593DFBEG]] (IC6020) pin 5 (switches +3.3V_MK_VDD) for Clock Synthesizer | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="D15" | D15 || <abbr title="Reset & Clock">RST</abbr> || 32KIN || ? || Connected to resistor 22ohm to pad D16 | ||
|- | |- | ||
| data-sort-value="D16" | D16 || <abbr title="Reset & Clock">RST</abbr> || 32KOUT || ? || Connected to resistor 1K to +3.3V_EVER | |||
| data-sort-value="D16" | D16 | | |||
|- | |- | ||
| data-sort-value="D99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | | data-sort-value="D99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | ||
|- | |- | ||
| data-sort-value="E01" | E1 | | | data-sort-value="E01" | E1 || <abbr title="Power port>PWR</abbr> || VSS || ? || Ground | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="E02" | E2 || N || RSX_SPI_CS || ? || RSX SPI Bus | ||
|- | |- | ||
| data-sort-value="E04" | E4 || O || EJECT_MECHA || ? || Connected to BluRay Drive connector (CN3221) pin 56 | | data-sort-value="E04" | E4 || O || EJECT_MECHA || ? || Connected to BluRay Drive connector (CN3221) pin 56 | ||
|- | |- | ||
| data-sort-value="E05" | E5 || O || PO0 || | | data-sort-value="E05" | E5 || O || PO0 || ? || Not connected (testpad CL4086) | ||
|- | |- | ||
| data-sort-value="E06" | E6 || H || HDMI_INT || | | data-sort-value="E06" | E6 || H || HDMI_INT || ? || Connected to [[TC7WP3125FK]] (IC2501) pin 6. This is a syscon input at 3.3V<br> The [[TC7WP3125FK]] converts the signal originally triggered by [[Sil9132CBU]] pad E10 ? at 1.5V and converts it to 3.3V for syscon<br>The [[TC7WP3125FK]] also converts the signal RS_SPDO0 (at 1.5V) into RS_SPDO0_33 (at 3.3V) | ||
|- | |- | ||
| data-sort-value="E07" | E7 || H || MECHA_INT || ? || Not connected in retail PS3 models (testpad CL4102). The related SouthBridge pad is tied to GND with a 10k resistor (R3163) | | data-sort-value="E07" | E7 || H || MECHA_INT || ? || Not connected in retail PS3 models (testpad CL4102). The related SouthBridge pad is tied to GND with a 10k resistor (R3163) | ||
Line 169: | Line 139: | ||
| data-sort-value="E11" | E11 || F || SB_CGRESET || ? || SB_CGRST (the name indicates that it resets the clock generator for the southbridge) | | data-sort-value="E11" | E11 || F || SB_CGRESET || ? || SB_CGRST (the name indicates that it resets the clock generator for the southbridge) | ||
|- | |- | ||
| data-sort-value="E12" | E12 || F || BT_WAKEON || | | data-sort-value="E12" | E12 || F || BT_WAKEON || ? || Connected to wifi board connector (CN3701) pin 30 (named BT_WAKE). This is a syscon input | ||
|- | |- | ||
| data-sort-value="E13" | E13 || F || PF1<br>BE_VCS_1.30_ON || ? || [[COK-001]]/[[COK-002]] PF1 (Not connected)<br>[[SEM-001]] BE_VCS_1.30_ON | | data-sort-value="E13" | E13 || F || PF1<br>BE_VCS_1.30_ON || ? || [[COK-001]]/[[COK-002]] PF1 (Not connected)<br>[[SEM-001]] BE_VCS_1.30_ON | ||
|- | |- | ||
| data-sort-value="E15" | E15 || <abbr title="EEPROM Interface">EEP</abbr> || PP3 || ? || | |||
| data-sort-value="E15" | E15 | | |||
|- | |- | ||
| data-sort-value="E16" | E16 | | | data-sort-value="E16" | E16 || <abbr title="EEPROM Interface">EEP</abbr> || SKB || ? || | ||
|- | |- | ||
| data-sort-value="E99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | | data-sort-value="E99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | ||
|- | |- | ||
| data-sort-value="F01" | F1 || N || RSX_SPI_DI || | | data-sort-value="F01" | F1 || N || RSX_SPI_DI || ? || RSX SPI Bus | ||
|- | |- | ||
| data-sort-value="F02" | F2 || N || RSX_SPI_DO || | | data-sort-value="F02" | F2 || N || RSX_SPI_DO || ? || RSX SPI Bus | ||
|- | |- | ||
| data-sort-value="F04" | F4 || O || HDMI_RST0 || ? || Connected to [[Sil9132CBU|HDMI controller Sil9132CBU]] pad G2 ? | | data-sort-value="F04" | F4 || O || HDMI_RST0 || ? || Connected to [[Sil9132CBU|HDMI controller Sil9132CBU]] pad G2 ? | ||
Line 191: | Line 157: | ||
| data-sort-value="F05" | F5 || O || DISC_IN_MECHA || ? || Connected to BluRay Drive connector (CN3221) pin 55 | | data-sort-value="F05" | F5 || O || DISC_IN_MECHA || ? || Connected to BluRay Drive connector (CN3221) pin 55 | ||
|- | |- | ||
| data-sort-value="F06" | F6 | | | data-sort-value="F06" | F6 || <abbr title="Power port>PWR</abbr> || VDD3 || ? || +3.3V_EVER | ||
|- | |- | ||
| data-sort-value="F07" | F7 | | | data-sort-value="F07" | F7 || <abbr title="Power port>PWR</abbr> || AVDD || ? || +3.3V_EVER | ||
|- | |- | ||
| data-sort-value="F08" | F8 | | | data-sort-value="F08" | F8 || <abbr title="Power port>PWR</abbr> || VDD3 || ? || +3.3V_EVER | ||
|- | |- | ||
| data-sort-value="F09" | F9 || | | data-sort-value="F09" | F9 || NC || NC || ? || Not connected | ||
|- | |- | ||
| data-sort-value="F10" | F10 | | | data-sort-value="F10" | F10 || <abbr title="Power port>PWR</abbr> || VDD3 || ? || +3.3V_EVER | ||
|- | |- | ||
| data-sort-value="F11" | F11 | | | data-sort-value="F11" | F11 || <abbr title="Power port>PWR</abbr> || VDDbat || ? || +battery | ||
|- | |- | ||
| data-sort-value="F12" | F12 || D || MK_EN || ? || Connected to [[Timebases#ICS_ICS1493G-18LFT|ICS1493G-18LFT]] clock generator (IC5001) pin 16 | | data-sort-value="F12" | F12 || D || MK_EN || ? || Connected to [[Timebases#ICS_ICS1493G-18LFT|ICS1493G-18LFT]] clock generator (IC5001) pin 16 | ||
Line 207: | Line 173: | ||
| data-sort-value="F13" | F13 || D || SW_5_B || ? || Connected to [[Regulators#Rohm_BD3520FVM-TR_.28Single_channel_Regulator_Driver_IC.29|Rohm BD3520FVM-TR]] (IC6200) pin 3 (switches +1.2V_RSX_VDDR) | | data-sort-value="F13" | F13 || D || SW_5_B || ? || Connected to [[Regulators#Rohm_BD3520FVM-TR_.28Single_channel_Regulator_Driver_IC.29|Rohm BD3520FVM-TR]] (IC6200) pin 3 (switches +1.2V_RSX_VDDR) | ||
|- | |- | ||
| data-sort-value="F15" | F15 || <abbr title="EEPROM Interface">EEP</abbr> || PP0 || ? || | |||
| data-sort-value="F15" | F15 | | |||
|- | |- | ||
| data-sort-value="F16" | F16 | | | data-sort-value="F16" | F16 || <abbr title="EEPROM Interface">EEP</abbr> || CSB || ? || | ||
|- | |- | ||
| data-sort-value="F99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | | data-sort-value="F99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | ||
|- | |- | ||
| data-sort-value="G01" | G1 || N || RSX_SPI_CLK || | | data-sort-value="G01" | G1 || N || RSX_SPI_CLK || ? || RSX SPI Bus | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="G02" | G2 || N || RSX_RESET || ? || | ||
|- | |- | ||
| data-sort-value="G04" | G4 || O || HDMI_RST1 || ? || Not connected ? (it seems to be a secondary reset signal for [[Sil9132CBU|HDMI controller Sil9132CBU]] never used in retail PS3 models) | | data-sort-value="G04" | G4 || O || HDMI_RST1 || ? || Not connected ? (it seems to be a secondary reset signal for [[Sil9132CBU|HDMI controller Sil9132CBU]] never used in retail PS3 models) | ||
Line 225: | Line 187: | ||
| data-sort-value="G05" | G5 || O || SW_AVCG<br>PO5 || ? || Connected to [[Timebases#ICS_ICS422AG-07LFT_.28IC_CLOCK_GEN_RSX_AV_CLK_24-TSSOP.29|ICS422AG-07LFT]] (IC2102) pin 12 (switches RSX_AVCLK0, RSX_AVCLK1, RSX_AVCLK2, RSX_AVCLK3) clocks for [[RSX]] and indirectly for EEGS<->RDRAM | | data-sort-value="G05" | G5 || O || SW_AVCG<br>PO5 || ? || Connected to [[Timebases#ICS_ICS422AG-07LFT_.28IC_CLOCK_GEN_RSX_AV_CLK_24-TSSOP.29|ICS422AG-07LFT]] (IC2102) pin 12 (switches RSX_AVCLK0, RSX_AVCLK1, RSX_AVCLK2, RSX_AVCLK3) clocks for [[RSX]] and indirectly for EEGS<->RDRAM | ||
|- | |- | ||
| data-sort-value="G06" | G6 | | | data-sort-value="G06" | G6 || <abbr title="Power port>PWR</abbr> || AVSS || ? || Ground | ||
|- | |- | ||
| data-sort-value="G06" | G7 | | | data-sort-value="G06" | G7 || <abbr title="Power port>PWR</abbr> || VSS || ? || Ground | ||
|- | |- | ||
| data-sort-value="G08" | G8 | | | data-sort-value="G08" | G8 || <abbr title="Power port>PWR</abbr> || VSS || ? || Ground | ||
|- | |- | ||
| data-sort-value="G09" | G9 || | | data-sort-value="G09" | G9 || NC || NC || ? || Not connected | ||
|- | |- | ||
| data-sort-value="G10" | G10 | | | data-sort-value="G10" | G10 || <abbr title="Power port>PWR</abbr> || VSS || ? || Ground | ||
|- | |- | ||
| data-sort-value="G11" | G11 | | | data-sort-value="G11" | G11 || <abbr title="Power port>PWR</abbr> || VDDep || ? || EEPROM Power (+3.3V_EVER) | ||
|- | |- | ||
| data-sort-value="G12" | G12 || D || BEVRM_VID4 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 3 | | data-sort-value="G12" | G12 || D || BEVRM_VID4 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 3 | ||
Line 241: | Line 203: | ||
| data-sort-value="G13" | G13 || D || BEVRM_VID5 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 30 | | data-sort-value="G13" | G13 || D || BEVRM_VID5 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 30 | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="G15" | G15 || <abbr title="EEPROM Interface">EEP</abbr> || PP2 || ? || | ||
|- | |- | ||
| data-sort-value="G16" | G16 || <abbr title="EEPROM Interface">EEP</abbr> || DI || ? || | |||
| data-sort-value="G16" | G16 | | |||
|- | |- | ||
| data-sort-value="G99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | | data-sort-value="G99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | ||
|- | |- | ||
| data-sort-value="H01" | H1 || N || PN5 || | | data-sort-value="H01" | H1 || N || PN5 || ? || | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="H02" | H2 || N || PN6 || ? || | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="H04" | H4 || L || PL2 || ? || Not Connected | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="H05" | H5 || L || PL1 || ? || Not Connected | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="H06" | H6 || L || PL0 || ? || Not Connected | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="H07" | H7 || <abbr title="Power port>PWR</abbr> || DVDD || ? || +1.8V_EVER | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="H10" | H10 || <abbr title="Power port>PWR</abbr> || VDD3 || ? || +3.3V_EVER | ||
|- | |- | ||
| data-sort-value="H11" | H11 || <abbr title="Reset & Clock">RST</abbr> || TESTMODE || ? || | |||
| data-sort-value="H11" | H11 | | |||
|- | |- | ||
| data-sort-value="H12" | H12 || D || BEVRM_VID2 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 1 | | data-sort-value="H12" | H12 || D || BEVRM_VID2 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 1 | ||
Line 275: | Line 229: | ||
| data-sort-value="H13" | H13 || D || BEVRM_VID3 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 2 | | data-sort-value="H13" | H13 || D || BEVRM_VID3 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 2 | ||
|- | |- | ||
| data-sort-value="H15" | H15 || <abbr title="EEPROM Interface">EEP</abbr> || PP1 || ? || | |||
| data-sort-value="H15" | H15 | | |||
|- | |- | ||
| data-sort-value="H16" | H16 | | | data-sort-value="H16" | H16 || <abbr title="EEPROM Interface">EEP</abbr> || DO || ? || | ||
|- | |- | ||
| data-sort-value="H99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | | data-sort-value="H99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | ||
|- | |- | ||
| data-sort-value="J01" | J1 || N || RSX_FLDO1 || | | data-sort-value="J01" | J1 || N || RSX_FLDO1 || ? || | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="J02" | J2 || N || RSX_INT || ? || | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="J04" | J4 || L || PL4 || ? || Not Connected | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="J05" | J5 || L || PL3 || ? || Not Connected | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="J06" | J6 || <abbr title="Power port>PWR</abbr> || VDD3 || ? || +3.3V_EVER | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="J07" | J7 || <abbr title="Power port>PWR</abbr> || DVDD || ? || +1.8V_EVER | ||
|- | |- | ||
| data-sort-value="J10" | J10 | | | data-sort-value="J10" | J10 || <abbr title="Power port>PWR</abbr> || DVDD || ? || +1.8V_EVER | ||
|- | |- | ||
| data-sort-value="J11" | J11 | | | data-sort-value="J11" | J11 || <abbr title="Reset & Clock">RST</abbr> || RST || ? || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 8 | ||
|- | |- | ||
| data-sort-value="J12" | J12 || D || BEVRM_VID0 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 31 | | data-sort-value="J12" | J12 || D || BEVRM_VID0 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 31 | ||
Line 309: | Line 255: | ||
| data-sort-value="J13" | J13 || D || BEVRM_VID1 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 32 | | data-sort-value="J13" | J13 || D || BEVRM_VID1 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6103) pin 32 | ||
|- | |- | ||
| data-sort-value="J15" | J15 || <abbr title="EEPROM Interface">EEP</abbr> || WCB || ? || | |||
| data-sort-value="J15" | J15 | | |||
|- | |- | ||
| data-sort-value="J16" | J16 | | | data-sort-value="J16" | J16 || <abbr title="EEPROM Interface">EEP</abbr> || RBB || ? || | ||
|- | |- | ||
| data-sort-value="J99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | | data-sort-value="J99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | ||
|- | |- | ||
| data-sort-value="K01" | K1 || N || VD_VINT0 || | | data-sort-value="K01" | K1 || N || VD_VINT0 || ? || | ||
|- | |- | ||
| data-sort-value="K02" | K2 || N || VD_VINT1 || | | data-sort-value="K02" | K2 || N || VD_VINT1 || ? || | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="K04" | K4 || L || PL6 || ? || Not Connected | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="K05" | K5 || L || PL5 || ? || Not Connected | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="K06" | K6 || <abbr title="Power port>PWR</abbr> || VSSF || ? || Ground | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="K07" | K7 || JTAG || JTDI || ? || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 3 | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="K08" | K8 || JTAG || JTCK || ? || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 5 | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="K09" | K9 || JTAG || JTDO || ? || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 6 | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="K10" | K10 || <abbr title="Power port>PWR</abbr> || DVDD || ? || +1.8V_EVER | ||
|- | |- | ||
| data-sort-value="K11" | K11 || <abbr title="Power port>PWR</abbr> || VSSF || ? || Ground | |||
| data-sort-value="K11" | K11 | | |||
|- | |- | ||
| data-sort-value="K12" | K12 || C || I2CBUS_EN || ? || Connected to [[Components#Toshiba_TC7WB66FK.28TE85R.29_.28low_on-resistance.2C_high-speed_CMOS2-bit_bus_switch.29|Toshiba TC7WB66FK]] pins 3 and 7 (IC5005 on [[SEM-001]]) through 1K resistor (in COK-001 the resistor is missing, a.k.a. this syscon line is N/C). This chip "duplicates" the MK_I2C_SCL/MK_I2C_SDA bus into a secondary XCG_I2C_SCL/XCG_I2C_SDA bus for the clock reference chip/s | | data-sort-value="K12" | K12 || C || I2CBUS_EN || ? || Connected to [[Components#Toshiba_TC7WB66FK.28TE85R.29_.28low_on-resistance.2C_high-speed_CMOS2-bit_bus_switch.29|Toshiba TC7WB66FK]] pins 3 and 7 (IC5005 on [[SEM-001]]) through 1K resistor (in COK-001 the resistor is missing, a.k.a. this syscon line is N/C). This chip "duplicates" the MK_I2C_SCL/MK_I2C_SDA bus into a secondary XCG_I2C_SCL/XCG_I2C_SDA bus for the clock reference chip/s | ||
|- | |- | ||
| data-sort-value="K13" | K13 || C || PC7 || | | data-sort-value="K13" | K13 || C || PC7 || ? || Not connected in retail PS3 models (testpad CL4085) | ||
|- | |- | ||
| data-sort-value="K15" | K15 | | | data-sort-value="K15" | K15 || <abbr title="EEPROM Interface">EEP</abbr> || PI6 || ? || | ||
|- | |- | ||
| data-sort-value="K16" | K16 | | | data-sort-value="K16" | K16 || <abbr title="EEPROM Interface">EEP</abbr> || PI7 || ? || | ||
|- | |- | ||
| data-sort-value="K99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | | data-sort-value="K99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | ||
|- | |- | ||
| data-sort-value="L01" | L1 | | | data-sort-value="L01" | L1 || <abbr title="Power port>PWR</abbr> || VSS || ? || Ground | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="L02" | L2 || <abbr title="Power port>PWR</abbr> || VDD0 || ? || +1.2V_MC2_VDDIO | ||
|- | |- | ||
| data-sort-value="L04" | L4 || L<!--the name "Port N" is an official typo--> || PL8 || | | data-sort-value="L04" | L4 || L<!--the name "Port N" is an official typo--> || PL8 || ? || Not Connected | ||
|- | |- | ||
| data-sort-value="L05" | L5 || L || PL7 || | | data-sort-value="L05" | L5 || L || PL7 || ? || Not Connected | ||
|- | |- | ||
| data-sort-value="L06" | L6 | | | data-sort-value="L06" | L6 || <abbr title="Power port>PWR</abbr> || VDDF || ? || +3.3V_EVER | ||
|- | |- | ||
| data-sort-value="L07" | L7 | | | data-sort-value="L07" | L7 || JTAG || JNTRST || ? || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 2 ? | ||
|- | |- | ||
| data-sort-value="L08" | L8 | | | data-sort-value="L08" | L8 || JTAG || JRTCK || ? || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 4 | ||
|- | |- | ||
| data-sort-value="L09" | L9 | | | data-sort-value="L09" | L9 || JTAG || JTMS || ? || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 7 | ||
|- | |- | ||
| data-sort-value="L10" | L10 | | | data-sort-value="L10" | L10 || <abbr title="Power port>PWR</abbr> || DVDD || ? || +1.8V_EVER | ||
|- | |- | ||
| data-sort-value="L11" | L11 | | | data-sort-value="L11" | L11 || <abbr title="Power port>PWR</abbr> || DVDD || ? || +1.8V_EVER | ||
|- | |- | ||
| data-sort-value="L12" | L12 || C || RSXVRM_VID4 || | | data-sort-value="L12" | L12 || C || RSXVRM_VID4 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 3 | ||
|- | |- | ||
| data-sort-value="L13" | L13 || C || RSXVRM_VID5 || | | data-sort-value="L13" | L13 || C || RSXVRM_VID5 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 30 | ||
|- | |- | ||
| data-sort-value="L15" | L15 || I || DISC_CHUCK || ? || Connected to BluRay Drive connector (CN3221) pin 54 | | data-sort-value="L15" | L15 || I || DISC_CHUCK || ? || Connected to BluRay Drive connector (CN3221) pin 54 | ||
Line 389: | Line 325: | ||
| data-sort-value="M02" | M2 || M || BE_SPI_CS || ? || Connected to CELL 90nm pad AP13 (SPI Bus) | | data-sort-value="M02" | M2 || M || BE_SPI_CS || ? || Connected to CELL 90nm pad AP13 (SPI Bus) | ||
|- | |- | ||
| data-sort-value="M04" | M4 || A || PA0 || ? || Not connected in retail PS3 models (testpad CL4092) | |||
| data-sort-value="M04" | M4 || A || PA0 || | |||
|- | |- | ||
| data-sort-value="M05" | M5 || A || WLAN_RESET || | | data-sort-value="M05" | M5 || A || WLAN_RESET || ? || Connected to wifi board connector (CN3701) pin 29 (named 11G_RESET). This is a syscon output | ||
|- | |- | ||
| data-sort-value="M06" | M6 || A || PA4 || | | data-sort-value="M06" | M6 || A || PA4 || ? || Not connected in retail PS3 models (testpad CL4087) | ||
|- | |- | ||
| data-sort-value="M07" | M7 || A || POW_LED || ? || Connected to [[Switch_boards|Switch board]] [[CSW-001]] connector pin 6 | | data-sort-value="M07" | M7 || A || POW_LED || ? || Connected to [[Switch_boards|Switch board]] [[CSW-001]] connector pin 6 | ||
Line 401: | Line 335: | ||
| data-sort-value="M08" | M8 || G || FANPWM1 || ? || Secondary fan output (non-retail PS3 models only) | | data-sort-value="M08" | M8 || G || FANPWM1 || ? || Secondary fan output (non-retail PS3 models only) | ||
|- | |- | ||
| data-sort-value="M09" | M9 || G || BUZZER || | | data-sort-value="M09" | M9 || G || BUZZER || ? || | ||
|- | |- | ||
| data-sort-value="M10" | M10 || G || XDR_FET_VREF || | | data-sort-value="M10" | M10 || G || XDR_FET_VREF || ? || Connected to transistor DTC144EUA-T106 (Q4008). Switches XDR_RQ_VREF_FET | ||
|- | |- | ||
| data-sort-value="M11" | M11 || G || SW_ATA || ? || Connected to UMH2NTN dual transistor (Q6009) pin 2 (switches +12V_BD)<br>Connected to UMH2NTN dual transistor (Q6009) pin 5 (switches +5V_BD)<br>Connected to UMH2NTN dual transistor (Q6006) pin 2 (switches +5V_HDD) | | data-sort-value="M11" | M11 || G || SW_ATA || ? || Connected to UMH2NTN dual transistor (Q6009) pin 2 (switches +12V_BD)<br>Connected to UMH2NTN dual transistor (Q6009) pin 5 (switches +5V_BD)<br>Connected to UMH2NTN dual transistor (Q6006) pin 2 (switches +5V_HDD) | ||
|- | |- | ||
| data-sort-value="M12" | M12 || C || RSXVRM_VID2 || | | data-sort-value="M12" | M12 || C || RSXVRM_VID2 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 1 | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="M13" | M13 || C || RSXVRM_VID3 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 2 | ||
|- | |- | ||
| data-sort-value="M15" | M15 || I || SW_2 || ? || Connected to [[Regulators#Texas_Instruments_TPS51117PWRG4_.281.8V_to_28V_Input_Sync._Step_Down_Controller_10A_0.75_V_to_5.5_V.29|Texas Instruments TPS51117PWRG4]] (IC6302) pin 1 (switches +1.8V_VDD_MEM) | | data-sort-value="M15" | M15 || I || SW_2 || ? || Connected to [[Regulators#Texas_Instruments_TPS51117PWRG4_.281.8V_to_28V_Input_Sync._Step_Down_Controller_10A_0.75_V_to_5.5_V.29|Texas Instruments TPS51117PWRG4]] (IC6302) pin 1 (switches +1.8V_VDD_MEM) | ||
Line 422: | Line 354: | ||
|- | |- | ||
| data-sort-value="N02" | N2 || M || BE_SPI_DO || ? || Connected to CELL 90nm pad AV13 (SPI Bus) | | data-sort-value="N02" | N2 || M || BE_SPI_DO || ? || Connected to CELL 90nm pad AV13 (SPI Bus) | ||
|- | |- | ||
| data-sort-value="N04" | N4 || A || SW_5_A || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 29<br>Connected to [[Components#Toshiba_TC7SG08FU_.282_Input_AND_Gate.29|Toshiba TC7SG08FU]] (IC6204) pin 1<br>Switches +1.2V_RSX_VDDC | | data-sort-value="N04" | N4 || A || SW_5_A || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 29<br>Connected to [[Components#Toshiba_TC7SG08FU_.282_Input_AND_Gate.29|Toshiba TC7SG08FU]] (IC6204) pin 1<br>Switches +1.2V_RSX_VDDC | ||
|- | |- | ||
| data-sort-value="N05" | N5 || A || BT_RESET || | | data-sort-value="N05" | N5 || A || BT_RESET || ? || Connected to wifi board connector (CN3701) pin 10 (named SYSCON_RST). This is a syscon output | ||
|- | |- | ||
| data-sort-value="N06" | N6 || A || AUDIO_MUTE || ? || Connected to transistor DTA144EUA-T106 (Q2404). Switches [[Components#Cirrus_CX4351-CZZR|Cirrus CX4351-CZZR]] pin 18 (AOUTA) left audio channel and pin 15 (AOUTB) right audio channel, that are connected to [[Connectors#AV_Multi_Out_pinout_-_CN2401_12P|MultiAV connector]] pin 11 (AUL) and pin9 (AUR) respectivelly | | data-sort-value="N06" | N6 || A || AUDIO_MUTE || ? || Connected to transistor DTA144EUA-T106 (Q2404). Switches [[Components#Cirrus_CX4351-CZZR|Cirrus CX4351-CZZR]] pin 18 (AOUTA) left audio channel and pin 15 (AOUTB) right audio channel, that are connected to [[Connectors#AV_Multi_Out_pinout_-_CN2401_12P|MultiAV connector]] pin 11 (AUL) and pin9 (AUR) respectivelly | ||
Line 437: | Line 367: | ||
| data-sort-value="N09" | N9 || G || SW_PWM || ? || Connected to [[Switch_boards|Switch board]] [[CSW-001]] connector pin 2 | | data-sort-value="N09" | N9 || G || SW_PWM || ? || Connected to [[Switch_boards|Switch board]] [[CSW-001]] connector pin 2 | ||
|- | |- | ||
| data-sort-value="N10" | N10 || G || XDR_FET_SCK || | | data-sort-value="N10" | N10 || G || XDR_FET_SCK || ? || BE_RQ_SCK_BJT | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="N11" | N11 || G || SW_4_A || ? || Connected to wifi board connector (CN3701) pin 9 (named 11G_PWR_EN). This is a syscon output<br>Connected to base pin of transistor UMH2NTN (Q3501) who switches IC3502 pin 5, and IC3501 pin 3 (+1.2V_ESW, +1.9V_ESW, +3.3V_ESW for Ethernet Controller) | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="N12" | N12 || C || RSXVRM_VID0 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 31 | ||
|- | |- | ||
| data-sort-value=" | | data-sort-value="N13" | N13 || C || RSXVRM_VID1 || ? || Connected to [[Regulators#OnSemi_NCP5318FTR2G_.28Two.2FThree.2FFour-Phase_Buck_CPU_Controller.29|OnSemi NCP5318FTR2G]] (IC6201) pin 32 | ||
|- | |- | ||
| data-sort-value="N15" | N15 || I || BACKUP_MODE || ? || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 14 | | data-sort-value="N15" | N15 || I || BACKUP_MODE || ? || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 14 | ||
Line 456: | Line 384: | ||
|- | |- | ||
| data-sort-value="P02" | P2 || M || BE_RESET || ? || Connected to CELL 90nm pad AW20 | | data-sort-value="P02" | P2 || M || BE_RESET || ? || Connected to CELL 90nm pad AW20 | ||
|- | |- | ||
| data-sort-value="P15" | P15 || P || UART0_RxD || ? || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 10 (Serial Receive) | | data-sort-value="P15" | P15 || P || UART0_RxD || ? || Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 10 (Serial Receive) | ||
Line 487: | Line 391: | ||
| data-sort-value="P99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | | data-sort-value="P99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | ||
|- | |- | ||
| data-sort-value="R01" | R1 || M || PM7 || | | data-sort-value="R01" | R1 || M || PM7 || ? || | ||
|- | |- | ||
| data-sort-value="R02" | R2 || M || PM6 || | | data-sort-value="R02" | R2 || M || PM6 || ? || | ||
|- | |- | ||
| data-sort-value="R03" | R3 | | | data-sort-value="R03" | R3 || <abbr title="Power port>PWR</abbr> || VDD1 || ? || +1.2V_MC2_VDDIO | ||
|- | |- | ||
| data-sort-value="R04" | R4 | | | data-sort-value="R04" | R4 || <abbr title="Power port>PWR</abbr> || AVSUO || ? || Ground | ||
|- | |- | ||
| data-sort-value="R05" | R5 | | | data-sort-value="R05" | R5 || <abbr title="Power port>PWR</abbr> || AVDUO || ? || +3.3V_EVER | ||
|- | |- | ||
| data-sort-value="R06" | R6 | | | data-sort-value="R06" | R6 || <abbr title="Power port>PWR</abbr> || VSS || ? || Ground | ||
|- | |- | ||
| data-sort-value="R07" | R7 | | | data-sort-value="R07" | R7 || <abbr title="Power port>PWR</abbr> || DVDD || ? || +1.8V_EVER | ||
|- | |- | ||
| data-sort-value="R08" | R8 || Q || RSX_FBVDD_SEL || | | data-sort-value="R08" | R8 || Q || RSX_FBVDD_SEL || ? || Connected to [[Components#Texas_Instruments_SN105233DBTR|Texas Instruments SN105233DBTR]] (IC6301) through transistor/s | ||
|- | |- | ||
| data-sort-value="R09" | R9 || Q || PQ1 || | | data-sort-value="R09" | R9 || Q || PQ1 || ? || | ||
|- | |- | ||
| data-sort-value="R10" | R10 || Q || RMC_IN || ? || Connected to [[Switch_boards|Switch board]] [[CSW-001]] connector pin 3<br> Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 17 | | data-sort-value="R10" | R10 || Q || RMC_IN || ? || Connected to [[Switch_boards|Switch board]] [[CSW-001]] connector pin 3<br> Connected to [[Service_Connectors#CN4009| service connector]] (CN4009) pin 17 | ||
|- | |- | ||
| data-sort-value="R11" | R11 || B || VD_CECO0 || | | data-sort-value="R11" | R11 || B || VD_CECO0 || ? || | ||
|- | |- | ||
| data-sort-value="R12" | R12 || B || SW_3 || ? || Connected to [[Regulators#Rohm_BD3520FVM-TR_.28Single_channel_Regulator_Driver_IC.29|Rohm BD3520FVM-TR]] (IC6305) pin 3 (switches +1.2V_SB_VDDC and +1.2V_SB_VDDR) | | data-sort-value="R12" | R12 || B || SW_3 || ? || Connected to [[Regulators#Rohm_BD3520FVM-TR_.28Single_channel_Regulator_Driver_IC.29|Rohm BD3520FVM-TR]] (IC6305) pin 3 (switches +1.2V_SB_VDDC and +1.2V_SB_VDDR) | ||
Line 521: | Line 425: | ||
| data-sort-value="R99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | | data-sort-value="R99" style="padding:0px" | || colspan="4" data-sort-value="ZZZ" style="padding:0px" | | ||
|- | |- | ||
| data-sort-value="T01" | T1 || | | data-sort-value="T01" | T1 || NC || NC || ? || Not connected | ||
|- | |- | ||
| data-sort-value="T02" | T2 || M || BE_INT || ? || Connected to CELL 90nm pad AW19 | | data-sort-value="T02" | T2 || M || BE_INT || ? || Connected to CELL 90nm pad AW19 | ||
|- | |- | ||
| data-sort-value="T03" | T3 | | | data-sort-value="T03" | T3 || <abbr title="Power port>PWR</abbr> || VSS || ? || Ground | ||
|- | |- | ||
| data-sort-value="T04" | T4 | | | data-sort-value="T04" | T4 || <abbr title="Reset & Clock">RST</abbr> || XTAL || ? || Connected to crystal 16.9344Mhz | ||
|- | |- | ||
| data-sort-value="T05" | T5 | | | data-sort-value="T05" | T5 || <abbr title="Reset & Clock">RST</abbr> || EXTAL || ? || Connected to crystal 16.9344Mhz | ||
|- | |- | ||
| data-sort-value="T06" | T6 | | | data-sort-value="T06" | T6 || <abbr title="Power port>PWR</abbr> || VSS || ? || Ground | ||
|- | |- | ||
| data-sort-value="T07" | T7 | | | data-sort-value="T07" | T7 || <abbr title="Reset & Clock">RST</abbr> || XXTALO || ? || Not connected (testpad CL4040) | ||
|- | |- | ||
| data-sort-value="T08" | T8 || Q || THR_I2C_SCL || | | data-sort-value="T08" | T8 || Q || THR_I2C_SCL || ? || | ||
|- | |- | ||
| data-sort-value="T09" | T9 || Q || THR_I2C_SDA || | | data-sort-value="T09" | T9 || Q || THR_I2C_SDA || ? || | ||
|- | |- | ||
| data-sort-value="T10" | T10 || Q || PQ4 || | | data-sort-value="T10" | T10 || Q || PQ4 || ? || | ||
|- | |- | ||
| data-sort-value="T11" | T11 || Q || PQ5 || | | data-sort-value="T11" | T11 || Q || PQ5 || ? || | ||
|- | |- | ||
| data-sort-value="T12" | T12 || B || VD_CECO1 || | | data-sort-value="T12" | T12 || B || VD_CECO1 || ? || | ||
|- | |- | ||
| data-sort-value="T13" | T13 || B || SW_4_B || ? || Connected to 88E6108 ethernet controller (IC3503) pin 94 (signal named P3_ENABLE_PD)<br>Connected to (Q6003) transistor (switches +3.3V_SB_VDDIO)<br>Connected to [[Regulators#OnSemi_NCP511SN25T1G_.282.5V_150_mA_CMOS_Low_Iq_Low-Dropout_Voltage_Regulator.29 | OnSemi NCP511SN25T1G]] (IC6011) pin 3 (switches +2.5V_SB_PLL_VDDC)<br>Connected to [[Regulators#Mitsumi_MM1591JFBEG_.28Low-Saturation_300mA_Regulators.29 | Mitsumi MM1591JFBEG]] (IC6014) pin 5 (switches +1.8V_SB_PERI)<br>Connected to UMH2NTN dual transistor (Q6006) pin 5 (switches +5V_USB) | | data-sort-value="T13" | T13 || B || SW_4_B || ? || Connected to 88E6108 ethernet controller (IC3503) pin 94 (signal named P3_ENABLE_PD)<br>Connected to (Q6003) transistor (switches +3.3V_SB_VDDIO)<br>Connected to [[Regulators#OnSemi_NCP511SN25T1G_.282.5V_150_mA_CMOS_Low_Iq_Low-Dropout_Voltage_Regulator.29 | OnSemi NCP511SN25T1G]] (IC6011) pin 3 (switches +2.5V_SB_PLL_VDDC)<br>Connected to [[Regulators#Mitsumi_MM1591JFBEG_.28Low-Saturation_300mA_Regulators.29 | Mitsumi MM1591JFBEG]] (IC6014) pin 5 (switches +1.8V_SB_PERI)<br>Connected to UMH2NTN dual transistor (Q6006) pin 5 (switches +5V_USB) | ||
Line 551: | Line 455: | ||
| data-sort-value="T15" | T15 || B || SW_8_A || ? || Connected to [[Regulators#Rohm_BD3504FVM-TR_.28Single_channel_Regulator_Driver_IC.29 | Rohm BD3504FVM-TR]] (IC6304) pin 3 (switches +1.5V_YC_RC_VDDA)<br>Connected to [[Regulators#Texas_Instruments_TPS73101DBVRG4_.28Single_Output_LDO.2C_150mA.2C_Adj._1.2-5.5V_SOT23-5.29 | Texas Instruments TPS73101DBVRG4]] (IC6007) pin 3 (switches +1.6V_BE_VDDA) | | data-sort-value="T15" | T15 || B || SW_8_A || ? || Connected to [[Regulators#Rohm_BD3504FVM-TR_.28Single_channel_Regulator_Driver_IC.29 | Rohm BD3504FVM-TR]] (IC6304) pin 3 (switches +1.5V_YC_RC_VDDA)<br>Connected to [[Regulators#Texas_Instruments_TPS73101DBVRG4_.28Single_Output_LDO.2C_150mA.2C_Adj._1.2-5.5V_SOT23-5.29 | Texas Instruments TPS73101DBVRG4]] (IC6007) pin 3 (switches +1.6V_BE_VDDA) | ||
|- | |- | ||
| data-sort-value="T16" | T16 || | | data-sort-value="T16" | T16 || NC || NC || ? || Not connected | ||
|}</div><noinclude>[[Category:Templates]]</noinclude> | |}</div><noinclude>[[Category:Templates]]</noinclude> |