Timebases: Difference between revisions
Jump to navigation
Jump to search
mNo edit summary |
CelesteBlue (talk | contribs) No edit summary |
||
| Line 1: | Line 1: | ||
== IDT 6V41265NLG == | == IDT 6V41265NLG == | ||
This is a custom order clock synthesizer, possibly generating clock signals for a PCI-Express link between [[ | This is a custom order clock synthesizer, possibly generating clock signals for a PCI-Express link between [[Southbridge]] and the [[APU]]. | ||
{| class="wikitable" | {| class="wikitable" | ||
| Line 20: | Line 20: | ||
|- | |- | ||
|G || Lead Free | |G || Lead Free | ||
|} | |} | ||
[https://www.idt.com/document/ovr/timing-solutions-overview timing solutions overview (shows Part Number Legends at the end)] | |||
{{Motherboard Components}} | {{Motherboard Components}} | ||
<noinclude>[[Category:Main]]</noinclude> | <noinclude>[[Category:Main]]</noinclude> | ||
Revision as of 23:55, 24 February 2021
IDT 6V41265NLG
This is a custom order clock synthesizer, possibly generating clock signals for a PCI-Express link between Southbridge and the APU.
| Part Number Component | Description |
|---|---|
| 6 | Application: Custom Consumer Clock |
| V | Voltage: 3.3v |
| 4 | Family Designator: Synthesizer |
| 1 | Signalling: HCSL (DIFF) |
| 265 | specific part number designators |
| NL | Package |
| G | Lead Free |
timing solutions overview (shows Part Number Legends at the end)
| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
