Editing Template:HDMI Controller pinout TQFP 100 pins

Jump to navigation Jump to search
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.

Latest revision Your text
Line 1: Line 1:
<includeonly><br style="clear: both;" />
<br style="clear: both;" />
<span style="font-size:175%; font-family:Times New Roman;">Pinout</span>
<span style="font-size:175%; font-family:Times New Roman;">Pinout</span>
----
----
</includeonly><div style="float:right">[[File:Panasonic-MN8647091.png|200px|thumb|right|Panasonic MN8647091]]<br>[[File:HDMI pads as seen on JTP-001 - (Mr.Dutch).jpg|200px|thumb|right|HDMI connector pads]]<br>[[File:RSX SKEMA.jpg|200px|thumb|right|RSX 41x41 pad layout]]<br>[[File:Mitsumi 348A.jpg|200px|thumb|right|[[Talk:Regulators|Mitsumi 348A]] and<br>[[ISL4353C|Intersil ISL4353C]]<br>Seen on a [[JSD-001]] motherboard]]</div>
<div style="float:right">[[File:Panasonic-MN8647091.png|200px|thumb|right|Panasonic MN8647091]]<br>[[File:HDMI pads as seen on JTP-001 - (Mr.Dutch).jpg|200px|thumb|right|HDMI connector pads]]<br>[[File:RSX SKEMA.jpg|200px|thumb|right|RSX 41x41 pad layout]]<br>[[File:Mitsumi 348A.jpg|200px|thumb|right|[[Talk:Regulators|Mitsumi 348A]] and<br>[[ISL4353C|Intersil ISL4353C]]<br>Seen on a [[JSD-001]] motherboard]]</div>


<div style="overflow:auto; <includeonly>height:1400px;</includeonly>">
<div style="overflow:auto; <includeonly>height:1400px;</includeonly>">
Line 13: Line 13:
| 2 || {{cellcolors|#333|#fff}} GND || {{pin}} ||  
| 2 || {{cellcolors|#333|#fff}} GND || {{pin}} ||  
|-
|-
| 3 || {{cellcolors|#ccf}} CEC || {{pinio}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 13 ([https://en.wikipedia.org/wiki/Consumer_Electronics_Control Consumer Electronics Control])
| 3 || {{cellcolors|#ccf}} CEC || {{pinio}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 13
|-
|-
| 4 || {{cellcolors|#f83|#fff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|Mitsumi 348A]] pin 5
| 4 || {{cellcolors|#f83|#fff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|Mitsumi 348A]] pin 5
Line 27: Line 27:
| 9 || {{cellcolors|#f83|#fff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|Mitsumi 348A]] pin 5
| 9 || {{cellcolors|#f83|#fff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|Mitsumi 348A]] pin 5
|-
|-
| 10 || {{cellcolors|#ff8}} CK- || {{pini}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 12 throught an EMI filter
| 10 || {{cellcolors|#ff8}} TMDS_CLOCK- || {{pini}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 12 throught an EMI filter
|-
|-
| 11 || {{cellcolors|#333|#fff}} CKG || {{pin}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 11
| 11 || {{cellcolors|#333|#fff}} GND || {{pin}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 11
|-
|-
| 12 || {{cellcolors|#ff8}} CK+ || {{pino}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 10 throught an EMI filter
| 12 || {{cellcolors|#ff8}} TMDS_CLOCK+ || {{pino}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 10 throught an EMI filter
|-
|-
| 13 || {{cellcolors|#f83|#fff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|Mitsumi 348A]] pin 5
| 13 || {{cellcolors|#f83|#fff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|Mitsumi 348A]] pin 5
|-
|-
| 14 || {{cellcolors|#ff8}} D0- || {{pini}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 9 throught an EMI filter
| 14 || {{cellcolors|#ff8}} TMDS_DATA0- || {{pini}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 9 throught an EMI filter
|-
|-
| 15 || {{cellcolors|#333|#fff}} D0G || {{pin}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 8
| 15 || {{cellcolors|#333|#fff}} GND || {{pin}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 8
|-
|-
| 16 || {{cellcolors|#ff8}} D0+ || {{pino}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 7 throught an EMI filter
| 16 || {{cellcolors|#ff8}} TMDS_DATA0+ || {{pino}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 7 throught an EMI filter
|-
|-
| 17 || {{cellcolors|#f83|#fff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|Mitsumi 348A]] pin 5
| 17 || {{cellcolors|#f83|#fff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|Mitsumi 348A]] pin 5
|-
|-
| 18 || {{cellcolors|#ff8}} D1- || {{pini}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 6 throught an EMI filter
| 18 || {{cellcolors|#ff8}} TMDS_DATA1- || {{pini}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 6 throught an EMI filter
|-
|-
| 19 || {{cellcolors|#333|#fff}} D1G || {{pin}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 5
| 19 || {{cellcolors|#333|#fff}} GND || {{pin}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 5
|-
|-
| 20 || {{cellcolors|#ff8}} D1+ || {{pino}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 4 throught an EMI filter
| 20 || {{cellcolors|#ff8}} TMDS_DATA1+ || {{pino}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 4 throught an EMI filter
|-
|-
| 21 || {{cellcolors|#f83|#fff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|Mitsumi 348A]] pin 5
| 21 || {{cellcolors|#f83|#fff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|Mitsumi 348A]] pin 5
|-
|-
| 22 || {{cellcolors|#ff8}} D2- || {{pini}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 3 throught an EMI filter
| 22 || {{cellcolors|#ff8}} TMDS_DATA2- || {{pini}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 3 throught an EMI filter
|-
|-
| 23 || {{cellcolors|#333|#fff}} D2G || {{pin}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 2
| 23 || {{cellcolors|#333|#fff}} GND || {{pin}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 2
|-
|-
| 24 || {{cellcolors|#ff8}} D2+ || {{pino}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 1 throught an EMI filter
| 24 || {{cellcolors|#ff8}} TMDS_DATA2+ || {{pino}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 1 throught an EMI filter
|-
|-
| 25 || {{cellcolors|#f83|#fff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|Mitsumi 348A]] pin 5
| 25 || {{cellcolors|#f83|#fff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|Mitsumi 348A]] pin 5
Line 199: Line 199:
| 92 || {{cellcolors|#f33|#fff}} HDMI_VCC1 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|Mitsumi 348A]] pin 4
| 92 || {{cellcolors|#f33|#fff}} HDMI_VCC1 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|Mitsumi 348A]] pin 4
|-
|-
| 93 ||  ||  || Connected to [[Syscon Hardware|Syscon]] pin 124 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]), or pin 93 ? ([[Template:Syscon_pinout_LQFP_100_pins|LQFP 100 pins layout]])
| 93 ||  ||  || Connected to [[Syscon Hardware|Syscon]] pin 124 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]), or pin 46 ? ([[Template:Syscon_pinout_LQFP_100_pins|LQFP 100 pins layout]])
|-
|-
| 94 ||  ||  || Connected to [[Syscon Hardware|Syscon]] pin 15 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]), or pin 5 ([[Template:Syscon_pinout_LQFP_100_pins|LQFP 100 pins layout]])
| 94 ||  ||  || Connected to [[Syscon Hardware|Syscon]] pin 15 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]), or pin ? ([[Template:Syscon_pinout_LQFP_100_pins|LQFP 100 pins layout]])
|-
|-
| 95 ||  ||  || Connected to [[Syscon Hardware|Syscon]] pin 120 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]) through 3.6K resistor, or pin 46 ([[Template:Syscon_pinout_LQFP_100_pins|LQFP 100 pins layout]])
| 95 ||  ||  || Connected to [[Syscon Hardware|Syscon]] pin 120 ([[Template:Syscon_pinout_LQFP_128_pins|LQFP 128 pins layout]]), or pin ? ([[Template:Syscon_pinout_LQFP_100_pins|LQFP 100 pins layout]]) through 3.6K resitor
|-
|-
| 96 || {{cellcolors|#ff8}} HPD || {{pini}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 19 (HOTPLUG_DET)
| 96 || {{cellcolors|#ff8}} HOTPLUG_DET || {{pini}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 19
|-
|-
| 97 || {{cellcolors|#66f|#ff0}} DDDATA || {{pinio}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 16 ([https://en.wikipedia.org/wiki/Display_Data_Channel Display Data Channel], data)
| 97 || {{cellcolors|#66f|#ff0}} DDC_I2C_SDA || {{pinio}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 16
|-
|-
| 98 || {{cellcolors|#66f|#ff0}} DDCLK || {{pino}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 15 ([https://en.wikipedia.org/wiki/Display_Data_Channel Display Data Channel], clock)
| 98 || {{cellcolors|#66f|#ff0}} DDC_I2C_SCL || {{pino}} || Connected to [[Connectors#HDMI_Out|HDMI connector]] pin 15
|-
|-
| 99 || {{cellcolors|#f83|#fff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|Mitsumi 348A]] pin 5
| 99 || {{cellcolors|#f83|#fff}} HDMI_VCC2 || {{pin}} || Connected to voltage regulator [[Talk:Regulators|Mitsumi 348A]] pin 5
Please note that all contributions to PS3 Developer wiki are considered to be released under the GNU Free Documentation License 1.2 (see PS3 Developer wiki:Copyrights for details). If you do not want your writing to be edited mercilessly and redistributed at will, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource. Do not submit copyrighted work without permission!

To protect the wiki against automated edit spam, we kindly ask you to solve the following hCaptcha:

Cancel Editing help (opens in new window)