Talk:Documented SPU Channels

From PS3 Developer wiki
Revision as of 22:10, 1 October 2017 by Zer0Tolerance (talk | contribs) (Added SPE channels table from "Programming the Cell Processor: For Games, Graphics, and Computation")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

SPE channels

Ch # Constant R/W blocking/
nonblocking
Cap. Purpose
0 SPU_RdEventStat R B 1 Read SPU Event Status
1 SPU_WrEventMask W N 1 Write Event Mask
2 SPU_WrEventAck W N 1 Write Event Acknowledge
3 SPU_RdSigNotity1 R B 1 Read Signal Notification 1
4 SPU_RdSigNotity2 R B 1 Read Signal Notification 2
5 --
6 --
7 SPU_WrDec W N 1 Write to SPU Decrementer
8 SPU_RdDec R N 1 Read SPU Decrementer
9 SPU_WrMSSyncReq W B 1 Write to MS Synchronization Register
10 --
11 SPU_RdEventMask R N 1 Read SPU Event Mask
12 SPU_RdTagMask R N 1 Read SPU Tag Mask
13 SPU_RdMachStat R N 1 Read SPU Machine Status
14 SPU_WrSRR0 W N 1 Write to Save/Restore Register
15 SPU_RdSRR0 R N 1 Read from Save/Restore Register
16 MFC_LSA W N 1 MFC Local Storage Address
17 MFC_EAH W N 1 MFC Effective Address High
18 MFC_EAL W N 1 MFC Effective Address Low
19 MFC_Size W N 1 MFC Transfer/List Size
20 MFC_TagID W N 1 MFC Command Tag ID
21 MFC_Cmd W B 16 MFC Class ID
22 MFC_WrTagMask W N 1 Write to MFC Tag Group Mask
23 MFC_WrTagUpdate W B 1 Write to MFC Tag Update Request
24 MFC_RdTagStat R B 1 Read MFC Tag Group Status
25 MFC_RdListStallStat R B 1 Read Stall-and-Notify Tag
26 MFC_WrListStallAck W N 1 Write to Stall-and-Notify Tag Ack
27 MFC_RdAtomicStat R B 1 Read Atomic Command Status
28 SPU_WrOutMbox W B 1 Write to SPU Outbound Mailbox
29 SPU_RdInMbox R B 4 Read from SPU Inbound Mailbox
30 SPU_WrOutIntrMbox W B 1 Write to SPU Outbound Interrupt
31 --