Editing CXD90025G

Jump to navigation Jump to search
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.

Latest revision Your text
Line 1: Line 1:
* Codename: Aeolia
<div style="float:right">[[File:CXD90025G - pic06.jpg|200px|thumb|left|CXD90025G as seen on [[SAA-001]]]]</div>
* SCEI CXD90025G is a custom ASIC from Marvell [[88EC120-BNS2]]
 
== SCEI CXD90025G ==
Custom ASIC from Marvell (it even has the [[88EC120-BNS2]] Marvell naming)


<gallery>
<gallery>
File:MediaCon.jpg|CXD90025G as seen on [[SAA-001]]/[[SAB-001]]
File:CXD90025G - pic01.jpg|CXD90025G - pic01 - SCEI and Marvell naming
File:CXD90025G - pic02.jpg|CXD90025G - pic02 - sideview
File:CXD90025G - pic03.jpg|CXD90025G - pic03 - 20x20 BGA
File:CXD90025G - pic04.jpg|CXD90025G - pic04 - MRVL inside die detail
File:CXD90025G - pic05.jpg|CXD90025G - pic05 - inside die overview
</gallery>
</gallery>
'''Source:''' [http://www.chipworks.com/en/technical-competitive-analysis/resources/blog/inside-the-sony-ps4/ Decapped by Chipworks], see their section on "Network Co-Processor"
'''Note:''' It's likely that this chip is way more than simply a "Network Co-Processor"
It is connected to its own DDR3 worker RAM [[K4B2G1646E-BCK0]], the main serial flash [[MX25L25635FMI-10G]] and SATA bridge [[MB86C311B]] etc. see also [[:File:PS4_-_SAA-001_diagram.png]]
''This secundairy processor was nicknamed [[MediaCon]] by the community before any official release because of its role of handling media (online [[Wireless]]/[[GbLAN]], [[Bluray Drive]] and [[Harddrive]]) even in standby. It is not its official name (which is unknown at this moment).''
Likely connected to [[APU]] by [http://en.wikipedia.org/wiki/PCI_Express#Pinout PCI_Express x4] / [[http://en.wikipedia.org/wiki/HyperTransport HyperTransport]] or simular highspeed, low tracecount bus (Marvell ASIC suggests PCI_Express).




{{Motherboard Components}}
{{Motherboard Components}}
<noinclude>[[Category:Main]]</noinclude>
<noinclude>[[Category:Main]]</noinclude>
Please note that all contributions to PS4 Developer wiki are considered to be released under the GNU Free Documentation License 1.2 (see PS4 Developer wiki:Copyrights for details). If you do not want your writing to be edited mercilessly and redistributed at will, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource. Do not submit copyrighted work without permission!

To protect the wiki against automated edit spam, we kindly ask you to solve the following hCaptcha:

Cancel Editing help (opens in new window)