Flash (Hardware): Difference between revisions

From PS3 Developer wiki
Jump to navigation Jump to search
 
(74 intermediate revisions by 3 users not shown)
Line 1: Line 1:
= Differentiation =
= Flash =
The PS3 uses a NOR interface from the [[South Bridge]] to address the main firmware flash. On NAND based consoles, it uses the [[Starship2]] as an interleaving bridge chip to the two NAND flash, while on NOR based consoles the single NOR flash is connected directly to the [[South Bridge]].


CECHA-CECHG (Fat-old) :
<Gallery>
2x Samsung K9F1G08U0A-PIB0 (2x1Gbit=256MB total)
File:Spansion flash product code.jpg|Spansion flash<br>product code
 
</Gallery>
CECHH-CECHQ (Fat-new) and CECH-2xxxA/B (Slim):
1x Spansion S29GL128N90TFIR2
or
1x Samsung K8Q2815UQB-PI4B


== SKU Differentiation ==
For a difference between models, see [[SKU Models]]
For a difference between models, see [[SKU Models]]


===Retail===
{{Flash types and models used by PS3}}


===Non Retail===
Reference Tool DECR1000A Communication Processor board :
1x [[K9F2G08U0M|Samsung K9F2G08U0M]] (NAND 1x2Gbit=256MB total)


==Samsung K9F1G08U0A-PIB0==
== Other Flash ==


<div style="float:right">[[File:TOSP1-48pin.png|200px|thumb|left|48-pin TSOP1 Standard Type<br /> 12mm x 20mm<br />Samsung K9F1G08U0A-PIB0]]</div>
=== Renesas HN58X2504TIE (EEPROM) ===
 
<div style="float:right">[[File:TSSOP-8pin-HN58X2504TIE.png|200px|thumb|left|8-pin TSSOP<br />Renesas HN58X2504TIE]]</div>
[http://www.trisaster.de/file/sony/ps3/hardware/K9F1G08U0A.pdf Datasheet]
Note: although [http://www.edepot.com/playstation3.html#Super_Secrets edepot&others] lists it on the board, I can only find this IC in the sixaxis. <br />
[http://www.datasheetarchive.com/HN58X2504TIE-datasheet.html Datasheet] <br />


<pre>productcode meaning:
<pre>productcode meaning:
K - Memory
H -  
9 - NAND Flash
N -  
F - Small Classification : SLC Normal
5 -
1G - Density : 1Gigabit (128MB)
8 - Organisation : x8bit
0 - Technology : Normal (x8)
X -  
8 - Organisation : x8
2 -  
U - Vcc Supply Voltage : min 2.7V - Max 3.6V / typ. 3.3V
5 -  
0 - Mode : Normal
0 -  
A - Generation : 2nd
4 - Density : 4-kbit (512x8bit)
-
T - Package : 8pin plastic TSSOP (TTP-8DAV)
P - Package : 48pin TSOP1 (12mm x 20mm / 0.5mm pitch)) Lead-free
I - Temp : Industrial (-40 to +85 °C
I - Temperature : Industrial
E - Environment : Lead Free
B - Customer Bad Block : Include Bad Block
</pre>
0 - PreProgram Version : None</pre>
 
{| border="1" cellspacing="0" cellpadding="5" border="#999" class="wikitable" style="border:1px solid #999; border-collapse: collapse;"
|- bgcolor="#cccccc"
! Pin !! Usage !! Remarks
|-
| 1 || NC || No Connection
|-
| 2 || NC || No Connection
|-
| 3 || NC || No Connection
|-
| 4 || NC || No Connection
|-
| 5 || NC || No Connection
|-
| 6 || NC || No Connection
|-
| 7 || R/B || Read/Busy Output
|-
| 8 || RE || Read Enable
|-
| 9 || CE || Chip Enable
|-
| 10 || NC || No Connection
|-
| 11 || NC || No Connection
|-
| 12 || Vcc || Vcc (min 2.7V-max 3.6V / typ 3.3V)
|-
| 13 || Vss || Ground
|-
| 14 || NC || No Connection
|-
| 15 || NC || No Connection
|-
| 16 || CLE || Command Latch Enable
|-
| 17 || ALE || Address Latch Enable
|-
| 18 || WE || Write Enable
|-
| 19 || WP || Write Protect
|-
| 20 || NC || No Connection
|-
| 21 || NC || No Connection
|-
| 22 || NC || No Connection
|-
| 23 || NC || No Connection
|-
| 24 || NC || No Connection
|-
|}
{| border="1" cellspacing="0" cellpadding="5" border="#999" class="wikitable" style="border:1px solid #999; border-collapse: collapse;"
|- bgcolor="#cccccc"
! Pin !! Usage !! Remarks
|-
| 25 || NC || No Connection
|-
| 26 || NC || No Connection
|-
| 27 || NC || No Connection
|-
| 28 || NC || No Connection
|-
| 29 || I/O0 ||
|-
| 30 || I/O1 ||
|-
| 31 || I/O2 ||
|-
| 32 || I/O3 ||
|-
| 33 || NC || No Connection
|-
| 34 || NC || No Connection
|-
| 35 || NC || No Connection
|-
| 36 || Vss || Ground
|-
| 37 || Vcc || Vcc (min 2.7V-max 3.6V / typ 3.3V)
|-
| 38 || NC || No Connection
|-
| 39 || NC || No Connection
|-
| 40 || NC || No Connection
|-
| 41 || I/O4 ||
|-
| 42 || I/O5 ||
|-
| 43 || I/O6 ||
|-
| 44 || I/O7 ||
|-
| 45 || NC || No Connection
|-
| 46 || NC || No Connection
|-
| 47 || NC || No Connection
|-
| 48 || NC || No Connection
|-
|}


==Spansion S29GL128N90TFIR2==


<div style="float:right">[[File:S29GLxxxN.png|200px|thumb|left|56-pin TSOP1 Standard Type<br />14mm x 20mm<br />Spansion S29GLxxxN]]</div>
Each PS3 has a special EEPROM chip on the motherboard using a SPI Serial Interface Renasas chip.


[http://www.sltdigital.com/product/product_pdf/sencond_hdx_ic/memory/S29GL256.pdf Datasheet]
<pre>productcode meaning:
S29GL128N - 3.0 Volt-only, 512 Megabit (32M x 16-bit/64Mx8-bit), Page-Mode, Flash Memory, 110nm
90 - Speed option : 90ns
T - Package type: TSOP
F - Package materials set : Lead-free
I - Temperature range : Industrial
R2 - ?Vio = 2.7 to 3.6V, lowest address sector protected?</pre>
{| border="1" cellspacing="0" cellpadding="5" border="#999" class="wikitable" style="border:1px solid #999; border-collapse: collapse;"
|- bgcolor="#cccccc"
! Pin !! Usage !! Remarks
|-
| 1 || '''A23''' || No Connection for S29GL128N
|-
| 2 || A22 ||
|-
| 3 || A15 ||
|-
| 4 || A14 ||
|-
| 5 || A13 ||
|-
| 6 || A12 ||
|-
| 7 || A11 ||
|-
| 8 || A10 ||
|-
| 9 || A9 ||
|-
| 10 || A8 ||
|-
| 11 || A19 ||
|-
| 12 || A20 ||
|-
| 13 || WE# || Write Enable
|-
| 14 || RESET# || Reset
|-
| 15 || A21 ||
|-
| 16 || WP#/ACC || Write Protect / Accelerated Program Operation
|-
| 17 || RD/BY# || Ready/Busy Output
|-
| 18 || A18 ||
|-
| 19 || A17 ||
|-
| 20 || A7 ||
|-
| 21 || A6 ||
|-
| 22 || A5 ||
|-
| 23 || A4 ||
|-
| 24 || A3 ||
|-
| 25 || A2 ||
|-
| 26 || A1 ||
|-
| 27 || NC || No Connection
|-
| 28 || NC || No Connection
|-
|}
{| border="1" cellspacing="0" cellpadding="5" border="#999" class="wikitable" style="border:1px solid #999; border-collapse: collapse;"  
{| border="1" cellspacing="0" cellpadding="5" border="#999" class="wikitable" style="border:1px solid #999; border-collapse: collapse;"  
|- bgcolor="#cccccc"
|- bgcolor="#cccccc"
! Pin !! Usage !! Remarks
! Type !! Size !! Speed !! Voltage !! Packaging !! Manufacturer !! Serial Number !! Description
|-
| 29 || Vio || Vio - Output Buffer Power
|-
| 30 || NC || No Connection
|-
| 31 || A0 ||
|-
| 32 || CE# || Chip Enable
|-
| 33 || VSS || Ground
|-
| 34 || OE# || Output Enable
|-
| 35 || DQ0 ||
|-
| 36 || DQ8 ||
|-
| 37 || DQ1 ||
|-
| 38 || DQ9 ||
|-
| 39 || DQ2 ||
|-
| 40 || DQ10 ||
|-
| 41 || DQ3 ||
|-
| 42 || DQ11 ||
|-
| 43 || Vcc || Vcc (min 2.7V-max 3.6V / typ 3.0V)
|-
| 44 || DQ4 ||
|-
| 45 || DQ12 ||
|-
| 46 || DQ5 ||
|-
| 47 || DQ13 ||
|-
| 48 || DQ6 || '''*OTP?'''
|-
| 49 || DQ14 ||
|-
| 50 || DQ7 || '''*OTP?'''
|-
| 51 || DQ15'''/A-1''' ||
|-
| 52 || VSS || Ground
|-
| 53 || '''#BYTE''' || BYTE# Selects 8-bit or 16-bit mode (NC on Samsung NOR)
|-
| 54 || A16 ||
|-
|-
| 55 || NC || No Connection
| EEPROM || 4-kbit (512x8bit) || 3MHz || 1.8V to 5.5V || 8-pin TSSOP || Renesas || HN58X2504TIE || PS3 EEPROM chip
|-
| 56 || A24 || No Connection for S29GL128N and S29GL256N
|-
|-
|}
|}


==Samsung K8Q2815UQB-PI4B==


<div style="float:right">[[File:TOSP1-56pin.png|200px|thumb|left|56-pin TSOP1 Standard Type 14mm x 20mm]]</div>
<pre>productcode meaning:
K - Memory
8 - NOR Flash
Q - Small Classification : Page Mode DDP
28 - Density : 128M, 8M / 16Bank / 8^8
15 - Dual Bank Boot Block (Bank1, Bank2) : 16M, 2M / 14M
U - Vcc : 3.0V / 3.3V (2.7V~3.6V)
Q - Device Type: Yop and Bottom Boot Block
B - Generation : 3rd Generation
-
P - Package : TSOP1 (Lead Free)
I - Temp : Industrial
4B - Speed : 60ns/25ns (Page)
</pre>
[http://www.samsung.com/global/system/business/semiconductor/product/2007/8/7/144546ds_k8q2815uqb_rev11.pdf Datasheet]
{| border="1" cellspacing="0" cellpadding="5" border="#999" class="wikitable" style="border:1px solid #999; border-collapse: collapse;"
|- bgcolor="#cccccc"
! Pin !! Usage !! Remarks
|-
| 1 || NC || No Connection
|-
| 2 || A22 ||
|-
| 3 || A15 ||
|-
| 4 || A14 ||
|-
| 5 || A13 ||
|-
| 6 || A12 ||
|-
| 7 || A11 ||
|-
| 8 || A10 ||
|-
| 9 || A9 ||
|-
| 10 || A8 ||
|-
| 11 || A19 ||
|-
| 12 || A20 ||
|-
| 13 || WE || Write Enable
|-
| 14 || RESET || Reset
|-
| 15 || A21 ||
|-
| 16 || WP/ACC || Write Protect / Accelerated Program Operation
|-
| 17 || RD/BY || Ready/Busy Output
|-
| 18 || A18 ||
|-
| 19 || A17 ||
|-
| 20 || A7 ||
|-
| 21 || A6 ||
|-
| 22 || A5 ||
|-
| 23 || A4 ||
|-
| 24 || A3 ||
|-
| 25 || A2 ||
|-
| 26 || A1 ||
|-
| 27 || NC || No Connection
|-
| 28 || NC || No Connection
|-
|}
{| border="1" cellspacing="0" cellpadding="5" border="#999" class="wikitable" style="border:1px solid #999; border-collapse: collapse;"  
{| border="1" cellspacing="0" cellpadding="5" border="#999" class="wikitable" style="border:1px solid #999; border-collapse: collapse;"  
|- bgcolor="#cccccc"
|- bgcolor="#cccccc"
! Pin !! Usage !! Remarks
! Pin !! Usage !! Remarks
|-
|-
| 29 || VCCQ || VccQ
| 1 || S || Chip Select
|-
| 30 || NC || No Connection
|-
| 31 || A0 ||
|-
| 32 || CE || Chip Enable
|-
| 33 || VSS || Ground
|-
| 34 || OE || Output Enable
|-
| 35 || DQ0 ||
|-
| 36 || DQ8 ||
|-
| 37 || DQ1 ||
|-
| 38 || DQ9 ||
|-
| 39 || DQ2 ||
|-
| 40 || DQ10 ||
|-
| 41 || DQ3 ||
|-
| 42 || DQ11 ||
|-
| 43 || Vcc || Vcc (min 2.7V-max 3.6V / typ 3.0V)
|-
| 44 || DQ4 ||
|-
| 45 || DQ12 ||
|-
| 46 || DQ5 ||
|-
| 47 || DQ13 ||
|-
| 48 || DQ6 || *OTP?
|-
| 49 || DQ14 ||
|-
|-
| 50 || DQ7 || *OTP?
| 2 || Q || Serial data output
|-
|-
| 51 || DQ15 ||  
| 3 || W || Write Protect
|-
|-
| 52 || VSS || Ground
| 4 || VSS || Ground
|-
|-
| 53 || NC || No Connection
| 5 || D || Serial data input
|-
|-
| 54 || A16 ||  
| 6 || C || Serial Clock
|-
|-
| 55 || NC || No Connection
| 7 || HOLD || Hold
|-
|-
| 56 || NC || No Connection
| 8 || VCC || Vcc (min 1.8V-max 5.5V)
|-
|-
|}
|}




*OTP Block Region : 256-word Flash memory region. The data DQ6=1 for customer locked and DQ7=1 for factory locked
{{Motherboard Components}}<noinclude>[[Category:Main]]</noinclude>

Latest revision as of 17:46, 30 October 2015

Flash[edit | edit source]

The PS3 uses a NOR interface from the South Bridge to address the main firmware flash. On NAND based consoles, it uses the Starship2 as an interleaving bridge chip to the two NAND flash, while on NOR based consoles the single NOR flash is connected directly to the South Bridge.

  • Spansion flash product code

    Spansion flash
    product code

SKU Differentiation[edit | edit source]

For a difference between models, see SKU Models

Retail[edit | edit source]

Flash types and models used by PS3
[edit]
Flash Type / Model PS3 Fat PS3 Slim PS3 SuperSlim notes
CECHA
CECHB		 CECHC
CECHE		 CECHE CECHG CECHH
CECHM
CECHQ		 CECHJ
CECHK		 CECHL
CECHP
 CECH-20xx CECH-21xx CECH-25xx CECH-25xx CECH-30xx CECH-40xxB/C CECH-40xxB/C CECH-40xxA
'12GB' noHDD
COK
001		 COK
002		 COK
002W		 SEM
001		 DIA
001		 DIA
002		 VER
001		 DYN
001		 SUR
001		 JTP
001		 JSD
001		 KTE
001		 MSX
001		 MPX
001		 MPX
001
NAND 2x Samsung K9F1G08U0A-PIB0 Yes Yes Yes - No No No No No No No No No No No
2x Samsung K9F1G08U0B-PIB0 - - - Yes No No No No No No No No No No No
NOR 1x Spansion S29GL128N90TFIR2 No No No No Yes Yes Yes Yes - - - - - - No
1x Samsung K8Q2815UQB-PI4B No No No No - - Yes Yes Yes - - - - - No
1x Spansion S29GL128P90TFIR2 No No No No - - Yes Yes Yes Yes Yes Yes Yes Yes No
1x Macronix MX29GL128ELT2I-90G No No No No - - - Yes Yes Yes yes ? Yes No
1x Samsung K8P2716UZC-QI4D No No No No Yes - - - - Yes Yes Yes No
1x Macronix MX29GL128FLT2I-90G No No No No - - - - - - - - Yes Yes No
eMMC 1x Panasonic MN66840 +
1x Samsung KLMAG2GE4A-A001		 No No No No No No No No No No No No No No Yes
connection type NAND layout 1 NOR layout 1 NOR layout 2 NOR layout 3 NOR layout 4 NOR layout 5 eMMC layout


Non Retail[edit | edit source]

Reference Tool DECR1000A Communication Processor board : 1x Samsung K9F2G08U0M (NAND 1x2Gbit=256MB total)

Other Flash[edit | edit source]

Renesas HN58X2504TIE (EEPROM)[edit | edit source]

8-pin TSSOP
Renesas HN58X2504TIE

Note: although edepot&others lists it on the board, I can only find this IC in the sixaxis.
Datasheet 

productcode meaning:
H - 
N - 
5 -
8 - Organisation : x8bit
X - 
2 - 
5 - 
0 - 
4 - Density : 4-kbit (512x8bit)
T - Package : 8pin plastic TSSOP (TTP-8DAV)
I - Temp : Industrial (-40 to +85 °C 
E - Environment : Lead Free


Each PS3 has a special EEPROM chip on the motherboard using a SPI Serial Interface Renasas chip.

Type Size Speed Voltage Packaging Manufacturer Serial Number Description
EEPROM 4-kbit (512x8bit) 3MHz 1.8V to 5.5V 8-pin TSSOP Renesas HN58X2504TIE PS3 EEPROM chip


Pin Usage Remarks
1 S Chip Select
2 Q Serial data output
3 W Write Protect
4 VSS Ground
5 D Serial data input
6 C Serial Clock
7 HOLD Hold
8 VCC Vcc (min 1.8V-max 5.5V)


Syscon
CXR713F Series
CELL
90 nm
65 nm
45 nm
RSX
90 nm
65 nm
40 nm
28 nm
CELL RAM
(XDR)
Elpida
Qimonda
Samsung
RSX RAM
(GDDR3 or 5)
Elpida
Infineon & Qimonda
Samsung
Hynix
PS2
Compatibility
EEGS
RDRAM
Bridge
South Bridge
Starship2
Flash
NAND
Samsung
NOR
Macronix
Samsung
Spansion
eMMC
Samsung
Panasonic
BD SATA/PATA
BD Controllers
On BD board
Sony
Renesas SCEI
Integrated
Sony
Renesas SCEI
Others
IDT SCEI
Wireless
Connectors
Other
Diverse Comp.
Retrieved from "http://www.psdevwiki.com/ps3/index.php?title=Flash_(Hardware)&oldid=39506"