K4Y50164UE-JCB3: Difference between revisions
Jump to navigation
Jump to search
(Created page with "== Samsung K4Y50164UE-JCB3 == <div style="float:right">200px|thumb|left|100-ball FBGA<br />Samsung K4Y50164UE-JCB3</div> (CECHGxx/[[SEM-00x|S...") |
mNo edit summary |
||
| Line 20: | Line 20: | ||
B3 - Speed (Data frequency, tRAC, tRC) : 3.2Gbps, 35ns, 24cycles</pre> | B3 - Speed (Data frequency, tRAC, tRC) : 3.2Gbps, 35ns, 24cycles</pre> | ||
{{Wikify}} | |||
[[Category: | {{Motherboard Components}}<noinclude>[[Category:Main]]</noinclude> | ||
Revision as of 14:57, 5 February 2014
Samsung K4Y50164UE-JCB3
(CECHGxx/SEM-001, CECHJxx/DIA-002, CECHKxx/DIA-002)
Datasheet: Samsung K4Y50164UE-JCB3
productcode meaning: K - Samsung Memory 4 - DRAM Y - Product : XDR RAM 50 - Density : 512M, 32K/16ms(0,49us) 16 - Organisation : x16 4 - Banks : 8 U - Interface : DRSL(1.8V, 1.2V) E - Generation : 6th - J - Packagetype: BOC lead free C - Temperature & Power: Commercial, Normal Power B3 - Speed (Data frequency, tRAC, tRC) : 3.2Gbps, 35ns, 24cycles
| This article is marked for rewrite/restructuring in proper wiki format. You can help PS3 Developer wiki by editing it. |
| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
