Editing DualShock 3

Jump to navigation Jump to search
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.

Latest revision Your text
Line 854: Line 854:
|-
|-
| 1 || {{cellcolors|#555555|#ffffff}} IN || To Toshiba '''T6UN*EFG pin 11''' ?
| 1 || {{cellcolors|#555555|#ffffff}} IN || To Toshiba '''T6UN*EFG pin 11''' ?
|-
| colspan="3" {{cellcolors|lightgrey}}
|-
|-
| 2 || {{cellcolors|#cc9966}} NC1 || LX pot pin 2 (and missing capacitor C40 to ground in MSU PP4.0 5 boards)
| 2 || {{cellcolors|#cc9966}} NC1 || LX pot pin 2 (and missing capacitor C40 to ground in MSU PP4.0 5 boards)
Line 860: Line 862:
|-
|-
| 4 || {{cellcolors|#885522}} COM1 || TP20 ?
| 4 || {{cellcolors|#885522}} COM1 || TP20 ?
|-
| colspan="3" {{cellcolors|lightgrey}}
|-
|-
| 5 || {{cellcolors|#cc9966}} NC2 || LY pot pin 2 (and missing capacitor C39 to ground in MSU PP4.0 5 boards)
| 5 || {{cellcolors|#cc9966}} NC2 || LY pot pin 2 (and missing capacitor C39 to ground in MSU PP4.0 5 boards)
Line 866: Line 870:
|-
|-
| 7 || {{cellcolors|#885522}} COM2 || TP19 ?
| 7 || {{cellcolors|#885522}} COM2 || TP19 ?
|-
| colspan="3" {{cellcolors|lightgrey}}
|-
|-
| 8 || {{cellcolors|#000000|#ffffff}} GND ||  To '''ground'''
| 8 || {{cellcolors|#000000|#ffffff}} GND ||  To '''ground'''
Line 876: Line 882:
|-
|-
| 11 || {{cellcolors|#cc9966}} NC3 || RX pot pin 2 (and missing capacitor C41 to ground in MSU PP4.0 11 boards)
| 11 || {{cellcolors|#cc9966}} NC3 || RX pot pin 2 (and missing capacitor C41 to ground in MSU PP4.0 11 boards)
|-
| colspan="3" {{cellcolors|lightgrey}}
|-
|-
| 12 || {{cellcolors|#885522}} COM4 || TP21 ?
| 12 || {{cellcolors|#885522}} COM4 || TP21 ?
Line 882: Line 890:
|-
|-
| 14 || {{cellcolors|#cc9966}} NC4 || RY pot pin 2 (and missing capacitor C42 to ground in MSU PP4.0 11 boards)
| 14 || {{cellcolors|#cc9966}} NC4 || RY pot pin 2 (and missing capacitor C42 to ground in MSU PP4.0 11 boards)
|-
| colspan="3" {{cellcolors|lightgrey}}
|-
|-
| 15 || {{cellcolors|#000000|#ffffff}} <abbr title="it seems to be grounded in the photos availables to keep it permanently enabled">EN</abbr> || To '''ground'''
| 15 || {{cellcolors|#000000|#ffffff}} <abbr title="it seems to be grounded in the photos availables to keep it permanently enabled">EN</abbr> || To '''ground'''
Line 887: Line 897:
| 16 || {{cellcolors|#ff9933}} <abbr title="if this pin is connected to one of the switched power rails it can be turned ON/OFF by this pin">V_STICKS ?</abbr> || and C32 capacitor to ground in MSU PP4.0 11 boards
| 16 || {{cellcolors|#ff9933}} <abbr title="if this pin is connected to one of the switched power rails it can be turned ON/OFF by this pin">V_STICKS ?</abbr> || and C32 capacitor to ground in MSU PP4.0 11 boards
|}
|}
<!--
damn, i just noticed there is a mistake since begining the first time i copyed the pinout from the datasheet, switches 3 and 4 are inverted, and i used some of that ones comparing them with the photos to imagine the purpose of the other pins so high chances there are others wrong... the lines, pins of other components, and tespoints involved in this circuit dedicated to the sticks are the ones i been messing with, promise, is just at this point i think are connected in a different way
{| class="wikitable"
|-
! Pin !! Name !! Notes
|-
| 1 || {{cellcolors|#555555|#ffffff}} IN || To Toshiba '''T6UN*EFG pin 11''' ?
|-
| colspan="3" {{cellcolors|lightgrey}}
|-
| 2 || {{cellcolors|#885522}} NC1 || To Toshiba '''T6UN*EFG pin 77''' ?. (and TP19 in MSU PP4.0 11 boards ?)
|-
| 3 || {{cellcolors|#aa7744}} NO1 || To Toshiba '''T6UN*EFG pin 37''' ?
|-
| 4 || {{cellcolors|#cc9966}} COM1 || LX pot pin 2 ?
|-
| colspan="3" {{cellcolors|lightgrey}}
|-
| 5 || {{cellcolors|#885522}} NC2 || To Toshiba '''T6UN*EFG pin 78''' ?. (and TP20 in MSU PP4.0 11 boards ?)
|-
| 6 || {{cellcolors|#aa7744}} NO2 || To Toshiba '''T6UN*EFG pin 38''' ?
|-
| 7 || {{cellcolors|#cc9966}} COM2 || LY pot pin 2 ?
|-
| colspan="3" {{cellcolors|lightgrey}}
|-
| 8 || {{cellcolors|#000000|#ffffff}} GND ||  To '''ground'''
|-
| colspan="3" {{cellcolors|lightgrey}}
|-
| 9 || {{cellcolors|#885522}} NC3 || To Toshiba '''T6UN*EFG pin 79''' ?. (and TP21 in MSU PP4.0 11 boards ?)
|-
| 10 || {{cellcolors|#aa7744}} NO3 || To Toshiba '''T6UN*EFG pin 39''' ?
|-
| 11 || {{cellcolors|#cc9966}} COM3 || RX pot pin 2
|-
| colspan="3" {{cellcolors|lightgrey}}
|-
| 12 || {{cellcolors|#885522}} NC4 || To Toshiba '''T6UN*EFG pin 80''' ?. (and TP22 in MSU PP4.0 11 boards ?)
|-
| 13 || {{cellcolors|#aa7744}} NO4 || To Toshiba '''T6UN*EFG pin 40''' ?
|-
| 14 || {{cellcolors|#cc9966}} COM4 || RY pot pin 2
|-
| colspan="3" {{cellcolors|lightgrey}}
|-
| 15 || {{cellcolors|#000000|#ffffff}} <abbr title="it seems to be grounded in the photos availables so the chip is permanently in ON state">EN</abbr> || To '''ground'''
|-
| 16 || {{cellcolors|#ff9933}} <abbr title="if this is connected to one of the switched power rails, the chip can be turned ON/OFF by this pin">V </abbr>||
|}
-->


==== Toshiba 763 and 5W54 ====
==== Toshiba 763 and 5W54 ====
Please note that all contributions to PS3 Developer wiki are considered to be released under the GNU Free Documentation License 1.2 (see PS3 Developer wiki:Copyrights for details). If you do not want your writing to be edited mercilessly and redistributed at will, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource. Do not submit copyrighted work without permission!

To protect the wiki against automated edit spam, we kindly ask you to solve the following hCaptcha:

Cancel Editing help (opens in new window)

Templates used on this page:

Retrieved from "http://www.psdevwiki.com/ps3/DualShock_3"