Editing RSX

Jump to navigation Jump to search
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.

Latest revision Your text
Line 140: Line 140:
| [[CECHPxx]] || [[VER-00x|VER-001]] || 1-878-196-31 || -? || 65nm || ? 186mm² ? ||  
| [[CECHPxx]] || [[VER-00x|VER-001]] || 1-878-196-31 || -? || 65nm || ? 186mm² ? ||  
|-
|-
| [[CECHQxx]] || [[VER-00x|DIA-001]]|| 1-875-368-11 || [[CXD2971AGB]]|| 90nm ||258mm² ||
| [[CECHQxx]] || [[VER-00x|VER-001]] || 1-878-196-31 || -? || 65nm || ? 186mm² ? ||  
|-
|-
| [[CECH-20xx]] || [[DYN-00x|DYN-001]] || 1-880-055-31 || [[CXD2991CGB]] || 65nm || ? 186mm² ? ||  
| [[CECH-20xx]] || [[DYN-00x|DYN-001]] || 1-880-055-31 || [[CXD2991CGB]] || 65nm || ? 186mm² ? ||  
Line 161: Line 161:
|-
|-
| [[CECH-25xx]] || [[JSD-00x|JSD-001]] || 1-882-770-31 || [[CXD5300CGB]] || 40nm (with IHS, 4 VRAM chips) || ? 114mm² ? ||  
| [[CECH-25xx]] || [[JSD-00x|JSD-001]] || 1-882-770-31 || [[CXD5300CGB]] || 40nm (with IHS, 4 VRAM chips) || ? 114mm² ? ||  
|-
| [[CECH-25xx]] || [[JSD-00x|JSD-001]] || 1-882-770-11 || [[CXD5300GGB]] || 40nm (with IHS, 4 VRAM chips) || ? 114mm² ? || [https://www.psx-place.com/threads/frankenstein-phat-ps3-cecha-with-40nm-rsx.28069/page-130#post-362438 link]
|-
|-
| [[CECH-30xx]] || [[KTE-00x|KTE-001]] || 1-884-749-11 || [[CXD5301DGB]] || 40nm (with IHS, 4 VRAM chips) || ? 114mm² ? ||  
| [[CECH-30xx]] || [[KTE-00x|KTE-001]] || 1-884-749-11 || [[CXD5301DGB]] || 40nm (with IHS, 4 VRAM chips) || ? 114mm² ? ||  
Line 186: Line 184:


===Alternative list===
===Alternative list===
{| class="wikitable" style="line-height:1em; font-size:0.85em"
{| class="wikitable" style="text-align:center; font-size:0.8em"
|+ RSX Series
|+ RSX revisions by series
! rowspan="2" | [[PS3 Model]] !! rowspan="2" | [[Motherboard]] !! rowspan="2" | [[Platform ID|Platform<br>ID]] !! rowspan="2" | [[Product Sub Code|Product<br>Sub Code]] !! colspan="6" | RSX
! rowspan="2" | [[SKU_Models|PS3 Model]] !! rowspan="2" | [[Motherboard_Revisions|Motherboard]] !! rowspan="2" | [[Product Sub Code|Product<br>Sub Code]] !! colspan="5" | RSX
|-
|-
! Series || Node || Size || VRAM || Pads || IHS <!-- we could add another column for ROM versions, taken from the list on talk page-->
! Series || Node || Size || VRAM || IHS
|-
|-
! style="text-align:left" | [[DECR-1000]] || style="text-align:left" | [[TMU-520]] || Cyt3.2 || rowspan="2" | 0x0001
! [[DECR-1000]] || [[TMU-520]]
| rowspan="7" | [[CXD2971xxxx]] || rowspan="7" | 90nm || rowspan="7" | 258mm² || rowspan="23" | 4*64MB || rowspan="23" | [[Template:RSX pad layout 41x41|41x41]] || rowspan="19" {{yes}}
| rowspan="2" | 0x0001 || rowspan="7" | [[CXD2971xxx]] || rowspan="7" | 90nm || rowspan="7" | 258mm² || rowspan="23" | 4*64MB || rowspan="19" {{yes}}
|-
|-
! style="text-align:left" | [[CECHAxx]] || style="text-align:left" rowspan="2" | [[COK-001]] || rowspan="2" | Cok14
! [[CECHAxx]] || rowspan="2" | [[COK-001]]
|-  
|-  
! style="text-align:left" | [[CECHBxx]] || 0x0002
! [[CECHBxx]]
| 0x0002
|-
|-
! style="text-align:left" | [[CECHCxx]] || style="text-align:left" rowspan="2" | [[COK-002]] || rowspan="2" | CokB10 || 0x0003  
! [[CECHCxx]] || rowspan="2" | [[COK-002]]
| 0x0003  
|-
|-
! style="text-align:left" | [[CECHExx]] || 0x0004
! [[CECHExx]]
| 0x0004
|-
|-
! style="text-align:left" | [[CECHGxx]] || style="text-align:left" | [[SEM-001]] || CokC12 || 0x0005
! [[CECHGxx]] || [[SEM-001]]
| 0x0005
|-
|-
! style="text-align:left" | [[CECHHxx]] || style="text-align:left" | [[DIA-001]] || CokD10 || 0x0006
! [[CECHHxx]] || [[DIA-001]]
| 0x0006
|-
|-
! style="text-align:left" | [[CECHJxx]] || style="text-align:left" rowspan="2" | [[DIA-002]] || rowspan="2" | CokE10 || rowspan="2" | 0x0007
! [[CECHJxx]] || rowspan="2" | [[DIA-002]]
| rowspan="2" | [[CXD2982xxxx]] || rowspan="5" | 65nm || rowspan="5" | 186mm²
| rowspan="2" | 0x0007 || rowspan="2" | [[CXD2982xxx]] || rowspan="8" | 65nm || rowspan="8" | 186mm²
|-
|-
! style="text-align:left" | [[CECHKxx]]
! [[CECHKxx]]
|-
|-
! style="text-align:left" | [[CECHLxx]] || rowspan="3" style="text-align:left" | [[VER-001]] || rowspan="3" | CokF10 || rowspan="3" | 0x0008
! [[CECHLxx]] || rowspan="4" | [[VER-001]]
| rowspan="3" | [[CXD2991xxxx]]
| rowspan="4" | 0x0008 || rowspan="6" | [[CXD2991xxx]]
|-
|-
! style="text-align:left" | [[CECHMxx]]
! [[CECHMxx]]
|-
|-
! style="text-align:left" | [[CECHPxx]]
! [[CECHPxx]]
|-
|-
! style="text-align:left" | [[CECHQxx]]
! [[CECHQxx]]
![[DIA-001]]
!CokD10
!0x0006
|[[CXD2971xxxx]]
|90nm
|258mm²
|-
|-
! style="text-align:left" | [[DECR-1400]] || style="text-align:left" | [[DEB-001]] || Deb01 || rowspan="2" | 0x0009
! [[DECR-1400]] || [[DEB-001]]
| rowspan="2" |[[CXD2991xxxx]]
| rowspan="2" | 0x0009
| rowspan="2" |65nm
| rowspan="2" |186mm²
|-
|-
! style="text-align:left" | [[CECH-20xx]]A/B || style="text-align:left" | [[DYN-001]] || CokG11
! [[CECH-20xx]]A/B || [[DYN-001]]
|-
|-
! style="text-align:left" | [[CECH-21xx]]A/B || style="text-align:left" | [[SUR-001]] || CokH11 || 0x000A
! [[CECH-21xx]]A/B || [[SUR-001]]
| rowspan="3" | [[CXD5300xxxx]] || rowspan="8" | 40nm || rowspan="8" | 114mm²
| 0x000A || rowspan="3" | [[CXD5300xxx]] || rowspan="8" | 40nm || rowspan="8" | 114mm²
|-
|-
! style="text-align:left" rowspan="2" | [[CECH-25xx]]A/B || style="text-align:left" | [[JTP-001]] || CokJ13 || rowspan="2" | 0x000B
! rowspan="2" | [[CECH-25xx]]A/B || [[JTP-001]]
| rowspan="2" | 0x000B
|-
|-
! style="text-align:left" | [[JSD-001]] || CokJ20
! [[JSD-001]]
|-
|-
! style="text-align:left" | [[CECH-30xx]]A/B || style="text-align:left" | [[KTE-001]] || CokK10 || 0x000C
! [[CECH-30xx]]A/B || [[KTE-001]]
| [[CXD5301xxxx]]
| 0x000C || [[CXD5301xxx]]
|-
|-
! style="text-align:left" rowspan="2" | [[CECH-40xx]]B/C || style="text-align:left" | [[MPX-001]]&nbsp;<small>(NOR)</small> || CokM10 || rowspan="2" | 0x000D
! rowspan="2" | [[CECH-40xx]]B/C || [[MPX-001]](NOR)
| rowspan="4" | [[CXD5302xxxx]] || rowspan="14" {{no}}
| rowspan="2" | 0x000D || rowspan="4" | [[CXD5302xxx]] || rowspan="14" {{no}}
|-
|-
! style="text-align:left" | [[MSX-001]]&nbsp;<small>(NOR)</small> || CokM20
! [[MSX-001]](NOR)
|-
|-
! style="text-align:left" rowspan="2" | [[CECH-40xx]]A || style="text-align:left" | [[MPX-001]]&nbsp;<small>(eMMC)</small> || CokM30 || rowspan="2" | 0x000E
! rowspan="2" | [[CECH-40xx]]A || [[MPX-001]](eMMC)
| rowspan="2" | 0x000E
|-
|-
! style="text-align:left" | [[MSX-001]]&nbsp;<small>(eMMC)</small> || CokM40
! [[MSX-001]](eMMC)
|-
|-
! style="text-align:left" | [[CECH-40xx]]B/C || style="text-align:left" | [[NPX-001]]&nbsp;<small>(NOR)</small> || CokN10 || 0x000F
! [[CECH-40xx]]B/C || [[NPX-001]](NOR)
| rowspan="10" | [[D5305x]] || rowspan="10" | 28nm || rowspan="10" | 68mm² || rowspan="10" | 2*128MB || rowspan="10" | [[Template:RSX pad layout 34x34|34x34]]
| 0x000F || rowspan="10" | [[D5305x]] || rowspan="10" | 28nm || rowspan="10" | 68mm² || rowspan="10" | 2*128MB
|-
|-
! style="text-align:left" | [[CECH-40xx]]A || style="text-align:left" | [[NPX-001]]&nbsp;<small>(eMMC)</small> || CokN30 || 0x0010
! [[CECH-40xx]]A || [[NPX-001]](eMMC)
| 0x0010
|-
|-
! style="text-align:left" rowspan="2" | [[CECH-42xx]]B/C || style="text-align:left" | [[PQX-001]]&nbsp;<small>(NOR)</small> || CokP10 || rowspan="2" | 0x0011
! rowspan="2" | [[CECH-42xx]]B/C || [[PQX-001]](NOR)
| rowspan="2" | 0x0011
|-
|-
! style="text-align:left" | [[PPX-001]]&nbsp;<small>(NOR)</small> || CokP20
! [[PPX-001]](NOR)
|-
|-
! style="text-align:left" rowspan="2" | [[CECH-42xx]]A || style="text-align:left" | [[PQX-001]]&nbsp;<small>(eMMC)</small> || CokP30 || rowspan="2" | 0x0012
! rowspan="2" | [[CECH-42xx]]A || [[PQX-001]](eMMC)
| rowspan="2" | 0x0012
|-
|-
! style="text-align:left" | [[PPX-001]]&nbsp;<small>(eMMC)</small> || CokP40
! [[PPX-001]](eMMC)
|-
|-
! style="text-align:left" rowspan="2" | [[CECH-43xx]]B/C || style="text-align:left" | [[RTX-001]]&nbsp;<small>(NOR)</small> || CokR10 || rowspan="2" | 0x0013
! rowspan="2" | [[CECH-43xx]]B/C || [[RTX-001]](NOR)
| rowspan="2" | 0x0013
|-
|-
! style="text-align:left" | [[REX-001]]&nbsp;<small>(NOR)</small> || CokR20
! [[REX-001]](NOR)
|-
|-
! style="text-align:left" rowspan="2" | [[CECH-43xx]]A || style="text-align:left" | [[RTX-001]]&nbsp;<small>(eMMC)</small> || CokR30 || rowspan="2" | 0x0014
! rowspan="2" | [[CECH-43xx]]A || [[RTX-001]](eMMC)
| rowspan="2" | 0x0014
|-
|-
! style="text-align:left" | [[REX-001]]&nbsp;<small>(eMMC)</small> || CokR40
! [[REX-001]](eMMC)
|}
|}


Line 456: Line 458:




{{Motherboard Components}}<noinclude>
{{Motherboard Components}}<noinclude>[[Category:Main]]</noinclude>
[[Category:Main]]
</noinclude>
Please note that all contributions to PS3 Developer wiki are considered to be released under the GNU Free Documentation License 1.2 (see PS3 Developer wiki:Copyrights for details). If you do not want your writing to be edited mercilessly and redistributed at will, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource. Do not submit copyrighted work without permission!

To protect the wiki against automated edit spam, we kindly ask you to solve the following hCaptcha:

Cancel Editing help (opens in new window)