Editing SAA-001
Jump to navigation
Jump to search
The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{Wikify}} | |||
= | == SKU differentiation == | ||
* [[CUH-10xx series]] contain [[SAA-001]] board. | |||
productcode: [[1-889-352-11]] or [[1-889-352-21]] | |||
=== Gallery === | |||
<gallery> | <gallery> | ||
File:SAA001-backside.jpg|[[SAA-001]] - backside | File:SAA001-backside.jpg|[[SAA-001]] - backside | ||
Line 26: | Line 29: | ||
File:SAA-001 - Backside - IMG 2992.JPG|[[SAA-001]] backside - image2992 | File:SAA-001 - Backside - IMG 2992.JPG|[[SAA-001]] backside - image2992 | ||
File:SAA-001 - Backside - IMG 2993.JPG|[[SAA-001]] backside - image2993 | File:SAA-001 - Backside - IMG 2993.JPG|[[SAA-001]] backside - image2993 | ||
File:SAA-001 - Backside - IMG | File:SAA-001 - Backside - IMG 2994.JPG|[[SAA-001]] backside - image2994 | ||
File:SAA-001 - Backside - IMG 2995.JPG|[[SAA-001]] backside - image2995 | File:SAA-001 - Backside - IMG 2995.JPG|[[SAA-001]] backside - image2995 | ||
File:SAA-001 - Backside - IMG 2996.JPG|[[SAA-001]] backside - image2996 | File:SAA-001 - Backside - IMG 2996.JPG|[[SAA-001]] backside - image2996 | ||
Line 33: | Line 36: | ||
</gallery> | </gallery> | ||
= Components = | == Components == | ||
{| class="wikitable sortable" | {| class="wikitable sortable" | ||
Line 39: | Line 42: | ||
! Component !! Package | ! Component !! Package | ||
|- | |- | ||
| APU || [[CXD90026G]] | | APU<br>RAM || [[CXD90026G]]<br>[[K4G41325FC-HC03]] | ||
|- | |- | ||
| | | SouthBridge<br>RAM || [[CXD90025G]]<br>[[K4B2G1646E-BCK0]] | ||
|- | |- | ||
| | | Flash || [[MX25L25635FMI-10G]] | ||
|- | |- | ||
| Syscon || [[A01- | | Syscon || [[A01-C0L]] | ||
|- | |- | ||
| SATA || [[MB86C311B]] | | SATA / USB 3.0 || [[MB86C311B]] | ||
|- | |- | ||
| HDMI || [[MN86471A]] | | HDMI || [[MN86471A]] | ||
|- | |- | ||
| | | Bluetooth / Wi-Fi || [[88W8797]] | ||
|- | |- | ||
| BD-ROM || [[R8J32841FP1]] | | BD-ROM || [[R8J32841FP1]] | ||
|- | |- | ||
|} | |} | ||
== Notes on | === Notes on Components === | ||
<SoC> Some extra info: | |||
* APU to MC link is PCI-e Gen2 (5Gbit/s, 4 lanes) | * APU to MC link is indeed PCI-e Gen2 (5Gbit/s, 4 lanes) | ||
* APU to BD-ROM is SATA I (1.5 Gbit/s) | * APU to BD-ROM is SATA I (1.5 Gbit/s) | ||
* DDR3 bootup speed is 400MHz (DDR3-800, that | * DDR3 bootup speed is 400MHz (DDR3-800, that's very low because DDR chip is rated for DDR3-1600). Not sure if DDR3 would go higher on fully booted unit). | ||
* unit denies to boot if I cut some of PCI-e lanes. Normally, x4 PCI-e interface would work on x1 lane | * unit denies to boot if I cut some of PCI-e lanes. Normally, x4 PCI-e interface would work on x1 lane w/o problems (with lower bandwidth), but PS4 flashes blue forever if I cut PCI-e down to 1 lane. | ||
{{Components}} | {{Components}} | ||
<noinclude>[[Category:Main]]</noinclude> | <noinclude>[[Category:Main]]</noinclude> |