JTAG/SPI/UART is not disabled on these models. Pinout should be fairly the same as retail CXR713120-201GB.
Pinout: EEPROM pinout is the same (at least for the reading part). Rest is undocumented
Pinout should be pretty simillar to CXR713120-201GB as it was installed/working on COK-001(Cookie-13) proto-mainboards.
| This article is marked for rewrite/restructuring in proper wiki format.
You can help PS3 Developer wiki by editing it.